

Implementation of Costas Loop for BPSK
Demodulation on a Microsemi FPGA

NIIT University



Project Work at ISAC, ISRO, Bangalore

Prabhpreet Singh Dua
U101112FEC101

July 12, 2016

Acknowledgements

The successful completion of this project work is due to the encouragement and guidance provided by a lot of people without whose help this would have been difficult. I wish to express my heartfelt gratitude to Mr. Yateendra Mehta, Group Director, CSG (Communication Systems Group), ISRO Satellite Centre and Dr. Parimal Mandke, Dean Academics, NIIT University for their support in doing the project work.

The execution of my project work would have been impossible without the constant encouragement and proficient guidance of my guide Mr. Aditya Ganesh, Scientist/Engineer SE, CSG. I am grateful for his mentorship in design work, testing and taking time out from his busy schedule to discuss and resolve a lot of my doubts. I would also like to thank Prof. Mandeep Goyal, NIIT University, for his mentorship during this project.

I express my sincere gratitude to Prof. Mandeep Goyal, NIIT University, Prof. Naveen Kapoor, HOD, Dept. Of ECE, NIIT University, and Prof. Vikas Upadhyay, NIIT University for inculcating strong academic fundamentals in their respective fields of Communication Systems, Control Theory and Digital Electronics to approach this challenging project.

Finally, I would like to thank my project partner Devanshi Upadhyay who was always helpful with the project. Thanks to all the individuals who have directly or indirectly helped me in the completion of this project.

Declaration

I hereby declare that the project work titled Implementation of Costas Loop for BPSK demodulation on a Microsemi Actel FPGA (Field Programmable Array) for carrier signal of 8/16 KHz and data rate of 2/4 kbps is an authentic record of my own work carried out at CSG, ISAC for fulfilling the partial requirement, Industry Practice, for the award of degree of B.Tech, NIIT University, Neemrana under the guidance of Mr. Aditya Ganesh and Prof. Mandeep Goyal during 11th January to 11th July,2016 and has not been submitted elsewhere for academic credit in any other institution.



Prabhpreet Singh Dua

Dated: July 12, 2016

CERTIFICATE

This is to certify that the report for the project titled

“Implementation of Costas Loop for BPSK demodulation on a Microsemi Actel FPGA (Field Programmable Array) for carrier signal of 8/16 KHz and data rate of 2/4 kbps”

submitted by

PRABHPREET SINGH DUA

Enrollment No. U101112FEC101

is an authentic record of work carried out by him, under my mentorship and supervision at CSG, ISAC, in the partial fulfilment of the requirement, Industry Practice, for the award of degree of Bachelor of Technology in Electronics and Communication Engineering under NIIT University, Neemrana, Rajasthan.

Aditya

Mr. Aditya Ganesh
Scientist/Engineer SE
Communication Systems Group
ISRO Satellite Centre
Bangalore

Abstract

The present telecommand system uses a BPSK demodulator onboard satellite for demodulating command signals. The BPSK demodulator requires a reference carrier coherent with the phase of the incoming signal for successful demodulation. Two ways of recovering the carrier are possible- one is to process a residual carrier using additional power for a conventional PLL to track. Another method is to reconstruct the carrier from the power of the data signal carrier itself. The Costas loop is such a system invented by John Costas in 1956 to achieve phase tracking, acquisition, synchronization and demodulation of double- band suppressed-carrier AM signals. Although the original intent of the Costas loop was to track and demodulate double- band suppressed-carrier AM signals, it can very well be used to demodulate other suppressed-carrier modulation techniques. Moreover, it can be readily used without modifications for BPSK demodulation.

In this project, a digital implementation of this variant of a PLL is implemented on an Actel Microsemi ProASIC3E FPGA.

Contents

List of Figures	8
I Technical	2
1 Introduction	3
1.1 Role and Organization	3
1.1.1 Role	3
1.1.2 Organization Profile	3
1.2 Problem definition	4
1.2.1 General Description	4
1.2.2 Phase Shift Keying	6
1.2.3 Costas Loop	7
1.2.4 FPGAs	9
1.3 Objectives and Scope	9
1.3.1 Primary Outcome	10
1.3.2 Secondary Outcomes	10
2 Literature Review and Analysis	11

2.1	Preliminary topics	11
2.1.1	Fixed Point Representation	11
2.2	Costas Loop	12
2.2.1	Analog Linearized Model of Costas Loop	12
2.2.2	Digital implementation of Costas Loop	17
2.3	Practical Filter Design	24
2.3.1	Filter Design Overview	24
2.3.2	FIR Filter Design	26
2.3.3	IIR Filter Design	29
2.4	Lock Indicator	31
3	Methodology, System Architecture and Outcomes	34
3.1	Methodology	34
3.2	Basic Costas Loop Architecture	36
3.2.1	Common Modules	36
3.2.2	NCO	38
3.2.3	Arm Filters	39
3.2.4	Loop Filter	45
3.3	Lock Indicator Architecture	45
3.3.1	Square truncater	46
3.3.2	Low pass filter	46
3.3.3	State Machine	47
3.4	Simulation Results	48
3.4.1	MATLAB Simulation Output	48
3.4.2	Modelsim Simulation Output	52

3.5	Hardware Implementation Results	57
3.5.1	8Khz Input Carrier	57
3.5.2	16Khz Input Carrier	63
4	Discussion, Conclusions, and Recommendations	67
II	Non-Technical	68
5	Soft-Skills	69
6	Technical Skills Review	70
6.1	Most useful subjects taught at NIIT University	70
6.2	Skills to focus on at NU	71
	References	72
	Appendices	73
A	2nd Order Digital PLL Stability Analysis on MuPad	74
B	FPGA Development Methodology	80
C	MATLAB Code	83
D	VHDL Code	118

List of Figures

1.1	Block diagram of communication systems	5
1.2	A BPSK demodulator	6
1.3	PLL operating on a residual carrier in acquisition mode	7
1.4	Costas Loop in acquisition mode [1]	8
1.5	A locked Costas Loop	9
2.1	Costas Loop in acquisition mode	12
2.2	Linearized model of a Costas Loop	15
2.3	Root Locus of PI controller for fixed K'	17
2.4	Root Locus of PI controller for varying K'	18
2.5	DDS architecture for NCO	19
2.6	Digital linear model in analog domain	20
2.7	Digital linear model in z domain	21
2.8	Stability analysis of a PI controller in DPLL	22
2.9	Root locus of DPLL PI controller	23
2.10	Filter design parameters for a LPF	26
2.11	FIR design specifications represented as a triangle	28
2.12	Costas Loop Lock Detector Algorithm for Biphase reception [2]	31

2.13	A lock verification algorithm	33
3.1	Entity <code>dffregister</code>	37
3.2	Entity <code>fpresizer</code>	37
3.3	Entity <code>fptruncate</code>	37
3.4	NCO architecture	39
3.5	NCO Testbench Output	39
3.6	FIR Filter Frequency Response	41
3.7	FIR filter architecture RTL view	42
3.8	Frequency response of IIR filter	44
3.9	IIR filter RTL structure	45
3.10	Loop filter architecture	45
3.11	Lock Indicator Architecture	46
3.12	Lock Indicator Square Truncator Architecture	46
3.13	Frequency response of LPF of lock indicator	47
3.14	Lock Indicator State Machine Architecture	48
3.15	MATLAB Model Simulation Result	49
3.16	MATLAB Lock Model Simulation Result	50
3.17	Comparison of Original, MATLAB, and VHDL Implementation Simulation Results	51
3.18	Zoomed in view of Modelsim output	53
3.19	Modelsim Output	56
3.20	Input In-Phase NCO waveform under lock	57
3.21	Input Out-of-Phase NCO waveform under lock	58
3.22	Input I-Arm output waveform under lock	59

LIST OF FIGURES

3.23 Input I-Arm output waveform under lock 60

3.24 Input and quantized output waveform under lock 61

3.25 FSK shifted NCO output waveform under lock 62

3.26 Input In-Phase NCO waveform under lock 63

3.27 Input Out-of-Phase NCO waveform under lock 64

3.28 Input waveform and I-Arm filter output under lock 65

3.29 Input waveform and quantized output waveform 66

B.1 Libero Design Flow 81

Part I

Technical

Chapter 1

Introduction

1.1 Role and Organization

1.1.1 Role

As a project trainee under the Communication Systems Group at ISRO Satellite Center (ISAC), I was assigned to develop a BPSK Costas Loop Demodulator on an Actel Microsemi FPGA.

More information on the work performed is in the following sections of the report.

1.1.2 Organization Profile

ISRO is the space agency of the Indian government. Its vision is to "harness space technology for national development, while pursuing space science research and planetary exploration".

ISRO Satellite Centre (ISAC) Bangalore is the leading centre of Indian Space Research Organization (ISRO) for design, development, fabrication and testing of all Indian made satellites. ISAC's mission statement is that its "committed to total quality and zero defect in space systems and services."

ISAC is organised under Matrix Management Structure. The centre is divided into many Functional Areas like Control and Mission Area, Electronic Systems Area, Mechanical Systems Area, Reliability and Components Area etc.. Each Area is further divided into Groups. For instance, Control and Mission area has many groups like Control Systems Group, Flight Dynamics Group etc. Again Groups get divided into Divisions. For example, Control Systems Group has many divisions like Control Electronics Division, Control Dynamics and Analysis Division etc.

The Communication Systems Group (CSG) is a department at ISAC under the Communications and Power Area and is dedicated to developing and testing communication systems base for ISRO's satellites.

1.2 Problem definition

1.2.1 General Description

Digital communication systems on satellite systems consist of three functions:

- Telemetry: Where information goes from spacecraft to earth. Information is experimental data, system status data and imaging data.
- Command: Where information goes from earth to spacecraft and the information controls spacecraft functions.
- Tracking: Where signals from spacecraft are measured on earth to determine trajectory and other properties of spacecraft, the propagation medium and the properties of the solar system.

Modulation is the process of varying the phase, frequency or amplitude of a sinusoidal carrier using an information bearing signal. When the information signal is analog, then the phase, frequency or amplitude is changing at every instant of time. In digital communication, these signals are kept constant over a certain period of time and are discretized. Information is mapped (encoded) to discrete "symbols" using an encoder and then modulated on a carrier and sent through a medium, as illustrated in Figure 1.1. A demodulator is required to interpret back the sent symbols.




Figure 1.1: Block diagram of communication systems

The command function of satellite systems requires a demodulator on the satellite to obtain the symbols for decoding.

Since it's possible to change three parameters, i.e. amplitude, phase and frequency of a carrier, three digital modulation methods arise: Amplitude Shift Keying (ASK), Frequency Shift Keying (FSK), and Phase Shift Keying (PSK). Amplitude shift keying (ASK) which represents digital data as the variations in amplitude of the carrier wave is not often used due to high noise susceptibility. Frequency shift keying (FSK), in which a finite number of frequencies are utilized for representing the digital data, has been predominantly used for uplink in Spacecraft Telecommand System due to the simplicity in demodulator realization. However, because of the better spectral efficiency, the new generation spacecrafts are currently using Phase Shift Keying(PSK) even though the implementation complexity is higher than that of ASK and FSK. Developed during the early days of the deep space programs, phase-shift keying now finds widespread use in both military and commercial communication systems. For telemetry applications, PSK is considered an efficient form of data modulation because it provides the lowest probability of error for a given received signal level, when measured over one symbol period. Terrestrial microwave radio links and satellite communication systems also frequently employ PSK as their modulation format.




Figure 1.2: A BPSK demodulator

1.2.2 Phase Shift Keying

Phase-shift keying (PSK) is a modulation process whereby the input signal, a binary PCM waveform, shifts the phase of the output waveform to one of a fixed number of states.

A M-ary PSK modulated signal is described as

$$v_o(t) = \sqrt{2P} \sin\left(\omega_0 t + \frac{2\pi(i-1)}{M}\right) \quad (1.1)$$

where $i = 1, 2, \dots, M$, P is the average signal power over the symbol period, T_S , ω_0 is the carrier frequency, and $M = 2^N$ are the number of allowable phase states for any natural number N .

PSK requires that a copy of the carrier be at the receiver to demodulate the signal, i.e. the phase of the carrier and the copy at the receiver should be *coherent* with each other. To generate a coherent carrier, synchronous communication techniques are used. An example of a BPSK (where binary symbols are encoded as ± 1) demodulator is shown in Figure 1.2 where the exact copy of $\sin(\omega_0 t)$ is required for proper demodulation.

An early synchronous communication scheme was the system of a residual carrier where some of the power of the transmitted signal was used solely for transmitting a reference carrier signal so it could be replicated through something called a Phase Locked Loop (PLL). A PLL essentially is a negative feedback control system operating in the phase domain which aims to minimize the phase difference between the reference signal and the carrier it generates.




Figure 1.3: PLL operating on a residual carrier in acquisition mode

The equation of a reference carrier is given by:

$$y(t) = \sqrt{2P} \sin(\omega_0 t + \theta_m m(t)) \quad (1.2)$$

$$= \underbrace{\sqrt{2P} \cos(\theta_m) \sin(\omega_0 t)}_{\text{Residual Carrier}} + \underbrace{\sqrt{2P} \sin(\theta_m m(t)) \cos(\omega_0 t)}_{\text{Data}} \quad (1.3)$$

The power of the residual carrier and data signal can be varied by choosing θ_m such that $0 < \theta_m < \frac{\pi}{2}$. An illustration on how a PLL operates on a residual carrier is given in Figure 1.3. Here, the PLL tries to minimize ϕ by giving a $-\phi$ feedback so there is zero phase difference. When the PLL is trying to minimize the phase difference, it is said to be in acquisition mode. When the phase difference is minimized, the phase is said to be in lock, and enters tracking mode.

However, there are a couple of problems with this approach. Firstly, a significant amount of power is dedicated to sending the residual carrier which could be used for increasing the data signal's signal to noise ratio (SNR). The performance of a system, i.e. the symbol error rate reduces if the power of the data signal transmitted is high. A second problem is that the power of the data signal acts as noise at the input of the given signal, and thus reduces the ability of the PLL to track the residual carrier component.

1.2.3 Costas Loop

In 1956, J. Costas introduced a technique to recover the carrier directly from the modulated signal itself [3]. It is called Costas Loop. It has the property




Figure 1.4: Costas Loop in acquisition mode [1]

of being able to derive a carrier from the received signal, even when there is no component at carrier frequency present in that signal (eg: DSBSC). The requirement is that the amplitude spectrum of the received signal be symmetrical about this frequency. In Fig. 1.4, Costas Loop is shown in acquisition mode for a BPSK suppressed carrier signal (when $\theta_m = 0$, i.e. no signal power is dedicated to the carrier). The Costas loop is based on a pair of quadrature modulators - two multipliers fed with carriers in phase-quadrature (a $\frac{\pi}{2}$ shift). These multipliers are in the in-phase (I) and quadrature phase (Q) arms of the arrangement. Each of these multipliers is part of separate synchronous demodulators. The outputs of the modulators, after filtering, are multiplied together in a third multiplier, and the low pass components in this product are used to adjust the phase of the local carrier source - a VCO - with respect to the received signal. In the loop, we can see that the error input to the VCO $-\phi$ tells the VCO to shift its phase difference back to achieve synchronization. The operation is to maximize the output of the I arm, and minimize that from the Q arm.

Interestingly enough, the 'I' arm of a Costas Loop can also be used to demodulate a BPSK signal directly while in lock, as shown in Fig. 1.5.

An optimized design of the Costas Loop is essential as an optimal design can demodulate information with much lesser power. Since attenuation is large for satellite links, it can save huge amounts of transmission power




Figure 1.5: A locked Costas Loop

required for uplink and therefore saves costs.

1.2.4 FPGAs

In this project, the Costas Loop will be implemented on a Field Programmable Gate Array. FPGAs are digital circuits consisting of huge numbers of logic blocks and routes interconnecting these blocks which can be customized by changing FPGA's in-built memory to create programmable digital circuits. They are particularly useful in fields where the demand for digital chips with certain function is low. Since fabrication of a chip is expensive, FPGAs are used to meet the niche requirements in a cost effective manner in industries such as defense, space and aeronautics. Actel's Microsemi ProASIC3E FPGA chip is particularly used here because the memory used to configure the digital circuits in the FPGA is tolerant to effects of electromagnetic radiation frequently encountered in space.

1.3 Objectives and Scope

In this project, it was necessary to meet the primary objectives and the secondary objectives were optional. They were as follows:

1.3.1 Primary Outcome

To implement suppressed carrier BPSK demodulation using Costas Loop on a Microsemi Actel FPGA (Field Programmable Array) for 8/16KHz carrier signal and data rate of 2/4 kbps.

1.3.2 Secondary Outcomes

The secondary outcomes were the following features in the Costas Loop:

- Lock indicator: To indicate that phase lock has been achieved
- Infinite Impulse Response filter implementation (instead of FIR filters)

Chapter 2

Literature Review and Analysis

2.1 Preliminary topics

2.1.1 Fixed Point Representation

Numbers have precision limited by the bit word length in digital systems. To represent decimal valued numbers instead of integers in a digital system, fixed point representation is used. A fixed point representation is simply a base 2 system where the decimal is applied after a particular bit for reference. As with base 2 system numbers, fixed point numbers are of two types:

- Unsigned: Represented by $UQm.n$
- Signed: Represented by $Qm.n$

In an unsigned fixed point number $UQm.n$ of length $m + n + 1$, the bit word $\langle a_m \dots a_2 a_1 a_0 a_{-1} \dots a_{-n} \rangle$ is represented in decimal as:

$$a_m 2^m + a_{m-1} 2^{m-1} + a_{m-2} 2^{m-2} + \dots + a_0 2^0 + a_{-1} 2^{-1} + \dots + a_{-n} 2^{-n} \quad (2.1)$$

For a signed fixed point number $Qm.n$ of length $m + n + 1$, the bit word $\langle s a_{m-1} \dots a_2 a_1 a_0 a_{-1} \dots a_{-n} \rangle$ is represented in decimal as:

$$s(-2)^m + a_{m-1}2^{m-1} + a_{m-2}2^{m-2} + \dots + a_02^0 + a_{-1}2^{-1} + \dots + a_n2^{-n} \quad (2.2)$$

2.2 Costas Loop

2.2.1 Analog Linearized Model of Costas Loop




Figure 2.1: Costas Loop in acquisition mode

As introduced earlier, a Costas Loop essentially is a special type of PLL used to recover a suppressed carrier. A Costas Loop consists of the following components:

- Voltage Controlled Oscillator
- Multiplier
- Arm Filters
- Loop Filter

By linearizing its components by analyzing the function when $\phi - \theta \approx 0$, we can express the model as an LTI system between input ϕ and θ and use

the existing classical control theory framework to analyze its performance (similar to what is done for an analog PLL).

The function of these components and their linearized model is described in the upcoming subsections.

Voltage Controlled Oscillator

A voltage controlled oscillator generates a sinusoid centered at an acquiescent frequency ω_0 with frequency shift $\omega_{shifted}$ proportional to input voltage, i.e.

$$\begin{aligned} \omega_{shifted}(t) &\propto v_i(t) \\ \implies \frac{d\theta}{dt} &= k_v v_i(t) \\ \implies v_o(t) &= \sin(\omega_0 t + \int_0^t v_i(u) du) \implies v_o(t) = \sin(\omega_0 t + \theta) \end{aligned}$$

In Costas Loop, the VCO produces a sinusoid with a $\frac{\pi}{2}$ phase difference between the two arms of the loop.

In our linearized control system, the VCO assumes the role of the plant and its transfer function between θ and v_i can be given as

$$\begin{aligned} \frac{d\theta}{dt} &= k_v v_i(t) \\ \frac{\theta(s)}{v_i(s)} &= \frac{k_v}{s} \end{aligned} \tag{2.3}$$

Arm Filters

The arm filters are low pass filters used for removing the $2\omega_0$ sinusoid component from the mixer outputs. Either FIR (finite impulse response) or IIR (infinite impulse response) LTI filters can be used. FIR filters are used because of their linear phase characteristics, but are typically of a higher order

than their IIR magnitude response counterparts. Typically, the higher the order of the filter, the closer is their response to ideal low pass filter magnitude frequency response characteristics, but at the cost of more hardware complexity.

It is important that the two filters have the exact same frequency response in order for the loop to function properly. This is why a digital implementation of the filters is preferred.

In later sections, we will see that the design of arm filters is crucial to the performance characteristics of a Costas Loop, as it defines the squaring loss, S_L in the loop SNR.

The arm filter assumes ideal operation in the linearized model, and its operation is assumed in the phase detector.

Multiplier and the phase detector

The multipliers do a simple job- they multiply two signals. There are three multipliers in the loop. These multipliers and the arm filter in the linear model are approximated to the phase detector, which generates the error term input into the loop filter when $\phi - \theta \approx 0$. As described in Fig. 2.1, that component is

$$\begin{aligned} & \frac{1}{8}m^2(t)\sin(2(\phi - \theta)) \\ \implies & \frac{1}{8}\sin(2(\phi - \theta)) \approx \frac{1}{4}(\phi - \theta) \\ & \implies k_p(\phi - \theta) \end{aligned} \tag{2.4}$$

where k_p is the gain of the phase detector.

Loop Filter and the linearized model

The loop filter plays a key role in the loop. In our linearized model, it assumes the role of the controller and therefore defines the transient and steady state parameters of the loop.

Since the role of the loop filter is so essential to our linearized model, we will discuss it in this subsection itself. From approximations (Equations




Figure 2.2: Linearized model of a Costas Loop

2.3, 2.4) from the previous sections, Figure 2.2 illustrates the linearized model of Costas Loop in phase domain. To recall, this is applicable only when $\phi - \theta \approx 0$.

The open loop transfer function and the closed loop transfer function of the loop respectively are given by

$$G(s) = \frac{k_p k_v F(s)}{s} \quad (2.5)$$

$$H(s) = \frac{\theta(s)}{\phi(s)} = \frac{k_p k_v F(s)}{s + k_p k_v F(s)} \quad (2.6)$$

Here, $F(s)$ is the loop filter and $\frac{k_v}{s}$ is the linearized loop filter.

For a LTI control system, the number of poles at zero (i.e. integrators) in a unit negative feedback's open loop transfer function $G(s)$ determine what kind of response the system can follow (track) with a steady state error and which it can replicate (acquire) when reaching steady state. This property is known as the type of the system. In PLLs, this property essentially indicates whether the system can track phase (Type 0), can acquire phase and follow frequency deviation (Type I), or acquire phase and frequency deviation and follow a constant change in frequency (Type II) [4].

Our desired system is a Type II Costas Loop which can acquire both phase and frequency. We use a PI controller, which along with the VCO

integrator becomes a type II system, i.e.

$$F(s) = \alpha + \frac{\beta}{s}, \alpha, \beta > 0 \quad (2.7)$$

$$\implies G(s) = k_p k_v \frac{\alpha s + \beta}{s^2} \quad (2.8)$$

Let $K = k_p k_v \alpha$ and call it the loop gain and $K' = \frac{\beta}{\alpha}$. Then,

$$G(s) = K \left(1 + \frac{K'}{s} \right) \quad (2.9)$$

Since there are two poles at zero in the open loop transfer function, this is a type II system.

The closed loop transfer function therefore becomes

$$H(s) = \frac{K(s + K')}{s^2 + Ks + KK'}$$

Here,

$$\omega_n = \sqrt{KK'} \quad (2.10)$$


$$\xi = \sqrt{\frac{K}{4K'}} \quad (2.11)$$

where ω_n is the natural frequency of the second order system and ξ is the damping ratio [5].

The root locus for a fixed value of K' is

Since the root locus never goes to the left half plane, the loop in the analog domain is always stable for all values of gain.

By varying different values of K' , the root locus looks like,


Figure 2.3: Root Locus of PI controller for fixed K'

2.2.2 Digital implementation of Costas Loop

Digital Implementation of the Costas Loop is acquired by shifting the linearized model from the s domain to the z domain.

The digital equivalent of the components are:

- Numerically Controlled Oscillator: Equivalent of VCO
- Arm Filters: Lowpass filters in digital domain
- Loop Filters: PI controllers in digital domain

Figure 2.4: Root Locus of PI controller for varying K'

Numerically Controlled Oscillator

A Numerically Controlled Oscillator (NCO) is the digital equivalent of a VCO. Here the input is given by a bit length N frequency word, and output is given by bit length P word. Though other architectures do exist for an NCO, we are going to use the Digital Direct Synthesis (DDS) architecture for the NCO illustrated in Fig. 2.5. In this architecture of an NCO usually comprises of two parts:

- Phase Accumulator (PA): A simple counter which adds the input word at every clock cycle, accumulating phase.
- Phase to Amplitude Converter (PAC): Maps phase accumulator output to an amplitude value.




Figure 2.5: DDS architecture for NCO

The phase accumulator has many types of implementations and optimizations. The most common one is a Look Up Table (LUT) containing samples for the lowest frequency input possible.

The LUT here is going to have the sine waveform. Due to the symmetry of the sine waveform, we only need the sample $\frac{1}{4}$ of the whole period.

The minimum frequency resolution is given by:

$$F_{res} = \frac{F_{clock}}{2^N} \quad (2.12)$$

The operating frequency for frequency word ΔF is given by

$$F_{operating} = \Delta F \frac{F_{clock}}{2^N} \quad (2.13)$$

Certain spurious products arrive out of phase truncation and amplitude truncation. Phase truncation can be avoided by $M = N$ and amplitude truncation effects can be improved by increasing the bit length.

The difference equation of the phase accumulator, assuming phase is represented in $cycles^{-1}$ i.e. $[0, 2\pi]rad \implies [0, 1)cycles^{-1}$

$$\theta[n] = \{k_v \theta[n-1] + \epsilon[n]\} mod(1)$$

To use it in our linearized model, the non-linear mod component needs to be ignored for now. Therefore,

$$\begin{aligned} \theta[n] &= k_v \theta[n-1] + \epsilon[n] \\ \frac{\theta(z)}{\epsilon(z)} &= \frac{k_v z^{-1}}{1 - z^{-1}} \end{aligned} \quad (2.14)$$

Arm Filters

The goal of the arm filters is to eliminate the $2\omega_0$ frequency but it should also allow the data modulated component. Please refer to Section 2.3 for filter design implementation.

Since arm filters are going to be placed in a pipeline-like architecture, it is going to add a delay to an input data sample. In our linear model, we assume an ideal lowpass arm filter and therefore we abstract it to a delay

$$\begin{aligned}\phi_d[n] &= \phi[n - 1] \\ \frac{\phi_d(z)}{\phi(z)} &= z^{-1}\end{aligned}\tag{2.15}$$

Loop Filter

As with its analog counterpart, the loop filter is the most critical component of the design of a costas loop. We will extend the linear model in the analog domain with a digital controller and plant, as illustrated in Fig. 2.6.




Figure 2.6: Digital linear model in analog domain

Here, the digital controller consists of the arm filter delay, Loop filter and NCO (Equations 2.15, 2.14). That is given in z-domain by

$$D(s) = \frac{\theta(z)}{E(z)} = \frac{k_p k_v z^{-2} F(z)}{1 - z^{-1}}\tag{2.16}$$

ZOH stands for zero order hold and is given by the transfer function

$$G_{oh}(s) = \frac{1 - e^{-Ts}}{s}\tag{2.17}$$

where T is the sampling time. k_p is the gain of the phase detector. By applying pulse transform to the analog model [6],

$$\frac{\theta^*(s)}{\phi^*(s)} = \frac{G_{oh}^*(s)D^*(s)}{1 + G_{oh}^*(s)D^*(s)}$$

and substituting $z = e^{Ts}$,

$$\frac{\theta(z)}{\phi(z)} = \frac{k_p k_v z^{-2} F(z)}{1 - z^{-1} + k_p k_v z^{-2} F(z)} [\because G_{oh}(z) = 1] \quad (2.18)$$

For tracking frequency step, we need two integrators in the open loop transfer function. Therefore, we use a digital equivalent PI controller,

$$F(z) = k_1 \left(1 + k_2 \frac{z^{-1}}{1 - z^{-1}} \right) \quad (2.19)$$

Let $k = k_p k_v k_1$. Then, as illustrated in Fig. 2.7,

$$\frac{\theta(z)}{\phi(z)} = k \frac{k_2 + z - 1}{z(z - 1)^2} \quad (2.20)$$




Figure 2.7: Digital linear model in z domain

For a stable system in the z -domain, all poles must reside inside the unit circle. By obtaining the characteristic equation (same as its analog counterpart),

$$k(k_2 + z - 1) + z(z - 1)^2 = 0 \quad (2.21)$$

we can analyze the stability and root locus. By analyzing inequalities obtained using Jury Stability Test, (calculations in Appendix A), we can find the values for which the system is stable in Fig. 2.8 where x-axis is k , and y-axis is k_2 . Unlike the analog PI controller, the system is unstable for all $k > 0$ if $k_2 > 0.5$ and k is limited to $0 < k < 1$ for the system to be stable.




Figure 2.8: Stability analysis of a PI controller in DPLL

Observing the root locus by varying values of k_2 in Fig. 2.9, we observe three cases. For $k_2 < \frac{1}{9}$, the root locus has two real poles till some value and then they become complex conjugates. For $k_2 = \frac{1}{9}$, one pole is real until all poles merge at one value on the real axis. For $\frac{1}{9} < k_2 < \frac{1}{2}$, two poles are always complex conjugates of each other, and one pole is always on the real axis.




Figure 2.9: Root locus of DPLL PI controller

2.3 Practical Filter Design

2.3.1 Filter Design Overview

Filters essentially are systems used to remove unwanted frequency components in a signal, and perhaps enhance wanted ones. A filter which removes high frequency signals and allows passing of lowpass signals is a low pass filter. In the implementation of this project, both the arm filters and the loop filter are low pass filters.

We will use Linear Time Invariant systems as filters since they are easier to analyze, don't introduce unwanted harmonics, and have the property of multiplication of their transfer functions in the frequency domain ($Y(\omega) = H(\omega)X(\omega)$, $H(\omega)$ being the system here effectively acting as a weighting function or a spectral shaping function on the input signal's spectrum, $X(\omega)$). Also, our system must be causal, i.e. it shouldn't require values from the future to determine the current output since our the filter needs to operate in real time, and here we cannot have future values. The system input/output equation of an causal LTI system in discrete time domain is:

$$y(n) = - \sum_{k=1}^N a_k y(n-k) + \sum_{k=0}^M b_k x(n-k), \forall a_k, b_k \in \mathbb{R} \quad (2.22)$$

These filters are classified based on their impulse response (i.e. the value of $y(n)$ if $x(n) = \delta(n)$). These are:

- Finite impulse response: $\exists y[n] = 0$ for $n > n_1$ & $n < n_2$. Also, in Eq. 2.22, $y[n-k]$ terms don't exist.
- Infinite impulse response: $y[n]$ is infinite.

The causal LTI digital filter design consists of two processes: the approximation problem and the realization problem [7].

Approximation problem

To design a filter, we must know the characteristics of our ideal filter, and what deviations from ideal behaviour we may allow in terms of some standard metrics. The approximation problem is to find the best filter transfer function given these parameters. The characteristics of an ideal filters are:

- Constant gain in passband, Zero gain in stopband
- Linear phase response: All frequencies components must be delayed by the same amount, i.e. no distortion

In terms of low pass filter, the ideal frequency response is:

$$H_{LP}(\omega) = \begin{cases} Ce^{-j\omega n_0}, & \omega < \omega_1 \\ 0, & \text{otherwise} \end{cases} \quad (2.23)$$

The deviations allowed from these characteristics are illustrated in Fig. 2.10, and given in terms of the following parameters:

- Passband: $[0, \omega_p]$
- Stopband: $[\omega_s, \infty]$
- Transition band: $[\omega_p, \omega_s]$
- Passband ripple: $R_p = -20 \log_{10} \frac{1-\delta_p}{1+\delta_p}$
- Stopband ripple: $A_s = -20 \log_{10} \frac{\delta_s}{1+\delta_s}$

Realization problem

The realization problem is about choosing a structure to implement the transfer function, i.e. the implementation of the filter. There are different methods for FIR and IIR filters.




Figure 2.10: Filter design parameters for a LPF

The reason the structure matters is because of finite configurable logic blocks on an FPGA. A structure using less resources leaves space for other features to be implemented on the FPGA.

On an FPGA, numbers need to be represented in binary, and can be represented only in a finite number of bits. Conserving bit length means more CLBs remaining for other hardware on the FPGA. Performance issues called finite word effects arise from quantization of input amplitude and filter coefficients that result in problems such as quantization noise. Such effects are analyzed and compensated for in addressing the realization problem.

2.3.2 FIR Filter Design

Approximation problem

An FIR filter is expressed as:

$$y(n) = \sum_{k=0}^M b_k x(n - k), \forall b_k \in \mathbb{R} \quad (2.24)$$

In the frequency domain, the equation is a polynomial:

$$Y(\omega) = \sum_{k=0}^M b_k e^{-j\omega k}, \forall b_k \in \mathbb{R} \quad (2.25)$$

To meet the ideal low-pass requirement, they must also meet linear phase response, although it is possible to design FIR filters with non linear phase which are superior in terms of matching the magnitude response requirement.

For a low pass linear phase filter, the coefficients have to be even symmetric[8], i.e.

$$b_k = b_{M-k}, \forall 0 \leq k \leq M \quad (2.26)$$

As discussed in the previous subsection, approximation response is based on some parameters a system can tolerate. In FIR filter design, the transition width and peak passband/stopband ripple have to be specified, and the order of the filter has to be set. Each of these parameters has a tradeoff with another parameter. A metaphor described in reference [9], describes the filter design tradeoffs as to think of each specification as one of the angles in a triangle as in Figure 2.11:

The metaphor is used to understand the degrees of freedom available when designating design specifications. Because the sum of the angles is fixed, one can at most select the values of two of the specifications. The third specification will be determined by the design algorithm specified.

Therefore, by fixing two parameters, by adjusting the third parameter, Eq.2.25 can be approximated to a linear optimization (or linear programming) problem where a cost function comparing the filter frequency response to the ideal frequency response can be minimized.

For example, if the transition width and the filter order are fixed, the following cost function is to be minimized by adjusting the passband/stopband ripple under a certain region:

$$E(\omega) = W(\omega)[H(\omega) - H_{LP}(\omega)] \quad (2.27)$$




Figure 2.11: FIR design specifications represented as a triangle

where $W(\omega)$ is a weighting function used to allow for different peak ripples in the passband and stop band. There are different measures to determine the size of $E(\omega)$. Two important measures are used:

- Minimizing the maximum error between ideal and actual filters: Equiripple filters
- Minimize the energy of the error between ideal and actual filters: Least squares design filters

This method is superior to other methods of designing FIR filters, i.e. through windowing, etc. MATLAB's Filter Design Toolbox provides all the tools for visualizing and designing such filters.

Realization problem

There are two problems that arise due to a finite word length in FIR filters [7]:

- Errors in representing coefficients as finite fixed-point numbers
- Errors due to finite-precision arithmetic operations of addition, multiplication and storage which make the filter a non-linear system

The errors in representing coefficients are resolved by using algorithms that optimize quantized coefficients with the idealized response.

Non linear operation of quantization leads to quantization noise. This operation can be linearized to an additive noise process in which the noise is uniformly distributed [7]. Therefore a signal to noise ratio can be calculated when a input signal $v \leq$ with scaling factor G and a word with bit length B is given as:

$$SNR = 10\log[E(Gv)^2] + 20B\log 2 + 4.77 \quad (2.28)$$

The conclusion from this equation is that the value of SNR depends on the value of G and B . The increase in scaling factor G does increase the SNR but it also increases the probability of overflow. Thus, the tradeoff in the value of G needs to be managed.

Quantization noise also shows up in operations like truncation of bit words after accumulation or output, which reduces the accuracy of the system. Therefore, the structure in an FPGA needs to be designed by keeping the parameters of scaling and bit word length in mind.

Two structures exist for FIR filters: the direct structure and the transpose structure. Since both the structures use the same number of multiplier and accumulators and we are free to set the bit word length in an FPGA, any implementation can be used.

2.3.3 IIR Filter Design

Approximation problem

The difference equation for an Nth order IIR filter is given by

$$y(n) = - \sum_{k=1}^N a_k y(n-k) + \sum_{k=0}^M b_k x(n-k), \forall a_k, b_k \in \mathbb{R} \quad (2.29)$$

Unlike FIR filters, IIR filters are not able to achieve linear phase response characteristic. Moreover, a technique like linear optimization cannot be used to approximate the filter response since the transfer function is rational rather than a polynomial, i.e.

$$Y(\omega) = \frac{\sum_{k=0}^M b_k e^{-j\omega k}}{\sum_{k=1}^N a_k e^{-j\omega k}}, \forall b_k \in \mathbb{R} \quad (2.30)$$

Therefore, the design method for digital IIR filter design is to choose from various analog IIR filter designs with analog frequency requirements meeting the desired specification to digital domain and by using the bilinear transform [10], which is given by:

$$s = \frac{2}{T} \frac{z - 1}{z + 1} \quad (2.31)$$

The characteristic of common IIR continuous time filters are:

- Butterworth: Monotonic in both pass/stop band
- Chebyshev Type I: passband equiripple, monotonic stopband
- Chebyshev Type II: passband monotonic, equiripple stopband
- Elliptic: Equiripple in both passband/stopband

An equiripple allows for a narrower transition band in exchange for a little ripple in the respective band. Order of the filter can be found by determining the analog response of the filter.

Realization problem

The realization problem for an IIR filter is much more complicated compared to its FIR counterpart.




Figure 2.12: Costas Loop Lock Detector Algorithm for Biphase reception [2]

2.4 Lock Indicator

A lock indicator generates a binary signal to indicate whether the loop has switched from acquisition mode to the tracking mode and vice versa.

The lock indicator algorithm illustrated in Fig. 2.12 for suppressed carrier biphase reception proposed in Reference [2] involves two steps: basic indication of whether loop is inlock and a verification of whether loop is in lock.

The difference between the square of in phase and quadrature phase arm filter outputs is modeled as

$$I^2 - Q^2 = P\hat{m}^2(t)\cos 2\varphi(t) + \underbrace{v_2[t, 2\varphi(t) + \frac{\pi}{2}]}_{\text{Additive noise part}} \quad (2.32)$$

where $\varphi(t) = \phi(t) - \hat{\phi}(t)$ and $\hat{m}(t)$ is the signal $m(t)$ emerging from the arm filters of the loop.

This component is passed through a low pass filter with bandwidth B_{LD} such that the $I^2 - Q^2$ signal is small compared to the data rate R_S , i.e. $B_{LD} \ll 1$ so that the time varying effect of $\hat{m}(t)$ due to data modulation and high frequency noise is removed from the signal.

Assuming the filter output voltage V is a Gaussian random variable, and the phase noise φ being a uniformly distributed random variable over $(0, 2\pi)$, the mean and variance of out of lock and in lock stages are:

$$\bar{V}_{O.L.} = 0 \quad (2.33)$$

$$\sigma_V^2 = N_{sq} B_{LD} \quad (2.34)$$

$$\bar{V}_{I.L.} = PK_2 \quad (2.35)$$

$$\sigma_V^2 = N_{sq} B_{LD} \quad (2.36)$$

where K_2 is the modulation distortion factor defined as

$$K_2 = \overline{\langle \hat{m}^2(t) \rangle} = \int_{-\infty}^{\infty} S_m(f) |G(j2\pi f)|^2 df \quad (2.37)$$

where the $\langle \rangle$ operator is time averaging, and the bar operator is the statistical expectation operator.

From this, analysis of the probability crossing a threshold δ during in lock and out of lock condition are found numerically.

The binary output of the thresholded filter output $V > \delta$ then is passed through a state machine for verification algorithm. The system's performance, including the verification algorithm is based on four parameters:

- False alarm probability, P_{FA} : Probability that loop is declared in lock when loop is actually out of lock
- Mean time to false alarm, \bar{T}_{FA} : Mean time for false alarm event to occur
- False dismissal probability, P_{FD} : Probability that loop is declared out of lock but in actually in lock.
- Mean time to false dismissal, \bar{T}_{FD} : mean time for false dismissal event to occur.

A verification algorithm given in Fig. 2.13 given in the reference [2] is as follows:




Figure 2.13: A lock verification algorithm

The specifications described before are calculated with the theory of Finite Markov Chains [11], where the idea is that the probability of an outcome depends at most upon the outcome of the immediately preceding event. This idea is true in the case of analyzing state machines.

The probabilities were calculated, and visualized in a graph in the reference (Pg. 117, [2]), and it was shown that P_{FA} reduces upon increasing the ratio $\frac{R_S}{B_{LD}}$ where R_S is the symbol rate and B_{LD} is the bandwidth of the filter in the lock detector. For a fixed R_S , the narrower B_{LD} , the better the performance.

Chapter 3

Methodology, System Architecture and Outcomes

3.1 Methodology

The objectives of the project, i.e. implementation of the following features have been met:

- Basic Costas Loop
- IIR filter implementation
- Lock Indicator

There were three features to be implemented sequentially (including the basic costas loop). For each feature, the work was done according to the particular modules/components of the whole feature.

Each feature had the following steps:

1. Initial Survey: Read general literature review & theory and understood the working of the feature

2. Design module/component: Read literature review, theory and implemented simulation on MATLAB. Sometimes this step was combined with the next step to see it working in the overall system.
3. Integrate Design: Combined all components/modules into one whole feature, and simulated on MATLAB.
4. Convert design to fixed point implemented: Each component in the design was converted to their fixed point counterparts using Fixed Point Designer which took into account non linear elements in the system like truncation and overflow.
5. Build module/component: Created VHDL code and appropriate testbench with MATLAB, and simulated the task on a testbench on GHDL compiler using VHDL 93 standard.
6. Integrate Build: Incorporated all components/modules to integrate the whole feature in VHDL and simulated the task with a testbench with MATLAB and GHDL compiler.
7. Pre-Synthesis Functional Simulation: Added the VHDL files to a Libero IDE project, and simulated on Modelsim using MATLAB testbench.
8. Synthesis: Here, Synplify IDE maps components to configurable logic block. Checked if module can be synthesized with cores used and slack for the particular clock frequency. If more cores are occupied than the FPGA can support, both the design and build stage need to be revised for a leaner design.
9. Post-synthesis simulation: Another simulation that accounts for delays caused by combinational logic between flipflops in design. Failure here accounts for some ambiguity within the code about logical states.
10. Placement and Layout: Here, Designer software is used to assign pins on the FPGA, and the software automatically figures out the placement of different logic blocks and their routes.
11. Post Layout Simulation: The last simulation on Modelsim where path delay is also taken into account after components have been placed into the FPGA.

12. Programming and Testing: The FPGA is programmed and testing is done using standard laboratory tools like Oscilloscopes, Function Generators and such.

In reality, these steps were often non linear in nature, and literature review was part of almost every major step. For the Costas Loop feature, there were several iterations of the modules based on problems in some phases.

More information on the Libero IDE testing platform is provided in Appendix B.

The results of the simulation, testing, etc. are indicated in later sections.

3.2 Basic Costas Loop Architecture

As mentioned earlier, there were several iterations of the Costas Loop module designs. The modules implemented were as follows:

- NCO
- Arm Filter
- Loop Filter

3.2.1 Common Modules

Some common modules were introduced for reusability.

dffregister

dffregister is a register where the bit word length can be set in the parent entity using the architecture. Such a design is known as a **generic** design and is quite useful in creating reusable components.



Figure 3.1: Entity dffregister




Figure 3.2: Entity fpresizer

fpresizer

`fpresizer` is a **generic** entity used to resize signed fixed point numbers to bigger signed fixed point number format, keeping the integer and the fraction part in line for operations like addition. Here input is $Qm.n$ where `a_adszize` is m and `a_bdszize` is n . The same pattern is followed for the output.

fptruncate




Figure 3.3: Entity fptruncate

`fptruncate` is a **generic** entity used to resize signed fixed point numbers

to smaller signed fixed point number format. Same notation is followed as `fpresizer`.

3.2.2 NCO

Taylor Series Architecture

At first, the NCO was implemented as a phase array with combinational taylor series of a sine wave approximated as:

$$\sin(x) \approx x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!}$$

However, the approximation wasn't symmetric and therefore didn't have good performance.

DDS Architecture

As mentioned in the literature survey, the DDS architecture consists of a phase accumulator (an integrator, essentially) and a phase to amplitude converter (PAC). Refer to the entities below, where there is only one PA and 2 PACs, one phase shifted by 90 degrees as required in the Costas Loop Architecture. The `phase_shifted_connector` is the adder entity that shifts the phase and then feeds the phase word into another PAC.

Here, frequency word bit length, $N = 15$, accumulator bit length $M = 15$ and amplitude resolution, $P = 5$, where the output is a $Q1.4$ fixed point. The minimum frequency resolution,

$$F_{res} = \frac{F_{clock}}{2^N} = \frac{512,000}{2^{15}} = 15.625Hz$$

To generate frequencies at 8Khz and 16Khz, the frequency word ΔF is 64 and 32 respectively. In a testbench, it gives a sinusoidal output as such:

CHAPTER 3. METHODOLOGY, SYSTEM ARCHITECTURE AND OUTCOMES




Figure 3.4: NCO architecture




Figure 3.5: NCO Testbench Output

3.2.3 Arm Filters

As mentioned in the literature survey, the aim of the arm filters is to remove the $2\omega_0$ frequency component. Since our requirement is to track 8Khz and 16Khz suppressed carriers, components of 16Khz and 32Khz will be generated after the multiplier. Therefore, the stopband frequency needs to be atleast 15Khz or so.

The arm filter had two implementations: FIR and IIR. These will be discussed now.

FIR Filter Arm Implementation

The literature survey mentions that designing any filter comprises of two problems: approximation and realization.

CHAPTER 3. METHODOLOGY, SYSTEM ARCHITECTURE AND OUTCOMES

In the approximation problem for FIR filters, we can choose two constraints and let algorithms optimize the third. Here, we chose the filter order and the transition width to be fixed. A 10th Order Least Squares Method Optimization FIR is implemented with the following specifications (MATLAB Code):

```
order = 10;
Fpass = 6000; % Passband Frequency
Fstop = 8000; % Stopband Frequency
Wpass = 1; % Passband Weight
Wstop = 0.05; % Stopband Weight
arm_coeffs = firls(order, [0 Fpass Fstop f_sampling/2]/
(f_sampling/2), [1 1 0 0], [Wpass Wstop]);
```

The frequency response of the filter is given in Fig. 3.6. Note that this filter was built for clock frequency of 128Khz.

To solve the realization problem, a direct form FIR filter was used, and a MATLAB custom class was created to simulate the filter in the whole system. For tolerable performance, coefficients were found to be Q1.17 fixed point. The output is also truncated after multiplication. The input words are stored in the same word length. An RTL view of the LPF is given below.




Figure 3.6: FIR Filter Frequency Response

CHAPTER 3. METHODOLOGY, SYSTEM ARCHITECTURE AND OUTCOMES




Figure 3.7: FIR filter architecture RTL view

IIR Filter Implementation

A problem faced with the FIR implementation was that it occupied 110% of the logic blocks during the synthesis stage, making actual hardware implementation on this particular FPGA impossible. Therefore, an IIR filter of the 3rd order was built using the design process described in the Literature Review, i.e. using an analog filter counterpart and then converting it. A Chebyshev II filter was used with the following specifications:

```
Fpass = 5000;    % Passband Frequency: Original 6000
Fstop = 15000;  % Stopband Frequency
PassbandRipple = 5;
StopbandAttenuation = 40; %dB

[order, cutoff] = cheb2ord(Fpass/(f_sampling/2), Fstop/(f_sampling/2),
PassbandRipple, StopbandAttenuation);

[arm_b_double, arm_a_double] = cheby2(order, StopbandAttenuation, cutoff);
```

The frequency response of this filter for a input clock frequency of 512Khz is given in Fig. 3.8.

To realize this model, we used the Direct Form I implementation (due to it's simplicity at the time of implementation). The word length of the output plus a_k coefficients were used to store past data. The structure of the filter is given in Fig. 3.9.




Figure 3.8: Frequency response of IIR filter




Figure 3.9: IIR filter RTL structure

3.2.4 Loop Filter

The loop filter architecture is given below. The loop filter was first designed on MATLAB using the gain constraints derived in Literature Review.

3.3 Lock Indicator Architecture

The lock indicator consists of three entities: a square truncater, a low pass filter, and a state machine. Here are their architectures:




Figure 3.10: Loop filter architecture




Figure 3.11: Lock Indicator Architecture




Figure 3.12: Lock Indicator Square Truncator Architecture

3.3.1 Square truncater

The square truncator initially truncates the I & the Q components, then squares them, and then truncates them further. An analysis of the energy difference between the truncations before and after was carried out on MATLAB and a minimal point for one fixed parameter was found.

3.3.2 Low pass filter

A Direct Form II low pass Chebyshev II filter with the following specifications was made:

```
locklpfpassbandfreq = 300;
locklpfstopbandfreq = 5000;
locklpfPassbandAttenuation = 1; %dB
locklpfStopbandAttenuation = 40; %dB
```





Figure 3.13: Frequency response of LPF of lock indicator

```
locklpfmatch = 'stopband'; %Band to match exactly
```

```
locklpfspecs = fdesign.lowpass(locklpfpassbandfreq,locklpfstopbandfreq,  
locklpfPassbandAttenuation,locklpfStopbandAttenuation, frequency_downsample);  
locklpffilterobj= design(locklpfspecs, 'cheby2', 'MatchExactly',locklpfmatch);
```

The frequency response of the LPF is in Fig. 3.13.

3.3.3 State Machine

The state machine working was illustrated in Fig. 2.13 in the Literature Review. It's implementation is illustrated below in Fig. 3.14.




Figure 3.14: Lock Indicator State Machine Architecture

3.4 Simulation Results

As described in the sections before, the loop was first implemented as a MATLAB script and then was implemented on hardware. This involved creating custom classes for the NCO, FIR filter, IIR filter DFI and DFII structures, and a testbench helper class which could interface to both ghdl and Libero IDE's Modelsim Simulator. Using text input/output, the testbenches could input randomized simulation data from MATLAB and could output that data to be read by MATLAB again. The results for these simulations are shown below.

3.4.1 MATLAB Simulation Output




Figure 3.15: MATLAB Model Simulation Result




Figure 3.16: MATLAB Lock Model Simulation Result








Figure 3.17: Comparison of Original, MATLAB, and VHDL Implementation Simulation Results

3.4.2 Modelsim Simulation Output









3.5 Hardware Implementation Results

To obtain these results, a DAC was attached to 12 output pins and two bits were toggled by a multiplexer to change what signal was observable through the DAC. The signals were generated by a function generator which had the capability of generating Phase Modulated signals and frequency modulated signals. The input signal of these modulations was a clock periodically varying between '0' and '1'. This was tested for two carrier frequencies: 8Khz and 16Khz.

3.5.1 8Khz Input Carrier




Figure 3.20: Input In-Phase NCO waveform under lock

1: NCO In-Phase component, 2: Input




Figure 3.21: Input Out-of-Phase NCO waveform under lock

1: NCO Out-of-Phase component, 2: Input




Figure 3.22: Input I-Arm output waveform under lock

1:I-Arm output, 2: Input




Figure 3.23: Input I-Arm output waveform under lock

1:Input Data, 2: I-Arm Output




Figure 3.24: Input and quantized output waveform under lock

1:Quantized output, 2: Input waveform




Figure 3.25: FSK shifted NCO output waveform under lock

1:NCO output, 2: FSK shift time instant

3.5.2 16Khz Input Carrier




Figure 3.26: Input In-Phase NCO waveform under lock

1: NCO In-Phase component, 2: Input




Figure 3.27: Input Out-of-Phase NCO waveform under lock

1: NCO Out-of-Phase component, 2: Input




Figure 3.28: Input waveform and I-Arm filter output under lock

1: I-Arm filter output, 2: Input




Figure 3.29: Input waveform and quantized output waveform

1: Quantized output, 2: Input

Chapter 4

Discussion, Conclusions, and Recommendations

A BPSK demodulator with lock indicator was successfully built on an FPGA. This project involved the various domains of control theory, communication systems, and digital electronics. Techniques from various literature were surveyed and described, and a working model was built from the knowledge gained.

The future scope of this work can include the following :

- Literature survey of using non-linear control techniques and probabilistic models to examine the operation of the loop
- Using the CORDIC algorithm to extract phase from the carrier
- Implementing a clock extraction PLL
- Automation of creating the costas loop directly from software given few specifications
- Analyzing the effects of different ADCs

Part II

Non-Technical

Chapter 5

Soft-Skills

I believe the internship gave me an opportunity to also develop my soft skills in various domains, particularly personal, interpersonal and professional skills.

- Communication Skills: I felt that I was weak in this domain, after this internship, I have gained immense experience. It has made me a more confident individual.
- Professional skills: Skills like time management and organization have been vastly improved due to the structure the internship gave me.
- Personal skills: A large chunk of the project required study from literature which gave me the discipline and rigour required in the industry for acquiring new concepts.

This internship was an immensely prolific experience and I thank everyone involved in it to improve my soft skills.

Chapter 6

Technical Skills Review

6.1 Most useful subjects taught at NIIT University

I believe that the project required knowledge of plethora of subjects pertaining to my degree of specialization, Electronics and Communication Engineering. They were:

- Signals and Systems
- Digital Electronics
- Digital Signal Processing
- Analog Communications
- Digital Communications
- Wireless Communications
- Control Theory

Additionally, I felt that the experience from the R&D project made me familiar in reading research papers, which I feel was immense for the discipline required to understand certain topics.

6.2 Skills to focus on at NU

- FPGA hands-on experience: Although Digital Electronics did involve simulation using VHDL to some end, I've found that people from other universities have already had some hands on experience with FPGAs, particularly with Xilinx and Altera IDEs which use Verilog. An experience like this gives one an understanding of both digital design and some understanding of what goes into chip design.
- Simulink, MuPad, newer MATLAB toolboxes: Although MATLAB is a great tool for learning scripting and the basics of simulation, newer tools built inside MATLAB such as Simulink, Filter Design Toolbox, Control Systems Toolbox and other advanced features provide superior understanding and immediate practical applications in industry. Simulink, by itself is a tool which is much easier to use and is practically used everywhere where MATLAB can be. These tools were taught to people from some other universities.
- Digital Control Theory: Since Control Theory was taught to us in such an intuitive way, I was able to catchup and understand a bit about digital controllers. But today's scenario, digital controllers are everywhere and therefore some introduction should be included either in Advanced DSP, Microcontrollers, or Control Theory classes or as an extra elective for the student's benefit.

References

- [1] R. T. R, N. R, S. Joy, A. T. J, and A. V., “Design and implementation of digital costas loop and bit synchronizer in fpga for bpsk demodulation,” in *Control Communication and Computing (ICCC), 2013 International Conference on*, pp. 39–44, Dec 2013.
- [2] J. H. Y. e. Joseph H. Yuen (auth.), *Deep Space Telecommunications Systems Engineering*. Applications of Communications Theory, Springer US, 1 ed., 1983.
- [3] J. P. Costas, “Synchronous communications,” *Proceedings of the IRE*, vol. 44, no. 12, pp. 1713–1718, 1956.
- [4] F. Gardner, *Phaselock Techniques*. Wiley, 2005.
- [5] K. Ogata, *Modern Control Engineering*. graph. Darst, Prentice Hall, 2002.
- [6] I. Kar and S. Majhi, “Digital Control System, NPTEL Electrical Engineering.”
- [7] T. W. Parks and C. Burrus, *Digital filter design*. Topics in digital signal processing, Wiley, 1987.
- [8] B. V. Veen, *Linear Phase FIR Filters*. 2012.
- [9] R. A. Losada, “Practical fir filter design in matlabr,” 2004.
- [10] B. V. Veen, *IIR Filter Design Procedure*. 2012.
- [11] J. G. Kemeny, *Introduction to finite mathematics*. Prentice-Hall, 3d ed ed., 1974.

Appendices

Appendix A

2nd Order Digital PLL Stability Analysis on MuPad

```
assume(z in C_), assume(k in R_), assume(k_2 in R_)
```

```
integrator := expand((z^-1)/(1 - (z^-1)))
```

$$\frac{1}{z-1}$$

```
controller := (1 + k_2*integrator)
```

$$\frac{k_2}{z-1} + 1$$

```
nco := integrator
```

$$\frac{1}{z-1}$$

APPENDIX A. 2ND ORDER DIGITAL PLL STABILITY ANALYSIS
ON MUPAD

```
delay := z^-1
```

$$\frac{1}{z}$$

```
gh := simplify(delay*nco*controller)
```

$$\frac{k_2 + z - 1}{z(z-1)^2}$$

```
p_func := k*numer(gh) + denom(gh)
```

$$k(k_2 + z - 1) + z(z-1)^2$$

```
p := poly(p_func, [z])
```

$$\text{poly}(z^3 - 2z^2 + (k+1)z + k(k_2-1), [z])$$

```
simplify(solve(p = 0, z, MaxDegree = 3))
```

APPENDIX A. 2ND ORDER DIGITAL PLL STABILITY ANALYSIS
ON MUPAD

$$\begin{cases} \left\{ \frac{\sigma_4}{3} + \frac{2}{3}, \frac{2}{3} - \frac{\sigma_4}{6} - \sigma_2, \frac{2}{3} - \frac{\sigma_4}{6} + \sigma_2 \right\} & \text{if } k = \frac{1}{3} \\ \left\{ \sigma_3 - \frac{\sigma_5}{\sigma_3} + \frac{2}{3}, \frac{\sigma_5}{2\sigma_3} - \frac{\sigma_3}{2} + \frac{2}{3} - \sigma_1, \frac{\sigma_5}{2\sigma_3} - \frac{\sigma_3}{2} + \frac{2}{3} + \sigma_1 \right\} & \text{if } k \neq \frac{1}{3} \end{cases}$$

where

$$\sigma_1 = \frac{\sqrt{3} \left(\frac{\sigma_5}{\sigma_3} + \sigma_3 \right) i}{2}$$

$$\sigma_2 = \frac{\sqrt{3} \sigma_4 i}{6}$$


$$\sigma_3 = \left(\frac{k}{6} + \sqrt{\sigma_5^3 + \left(\frac{k k_2}{2} - \frac{k}{6} + \frac{1}{27} \right)^2 - \frac{k k_2}{2} - \frac{1}{27}} \right)^{1/3}$$

$$\sigma_4 = (1 - 9 k_2)^{1/3}$$

$$\sigma_5 = \frac{k}{3} - \frac{1}{9}$$

```
plot(plot::Rootlocus(subs(p, k_2 = 1/9), k = 0..100))
```

APPENDIX A. 2ND ORDER DIGITAL PLL STABILITY ANALYSIS
ON MUPAD



```
result_1 := ~ abs(coeff(p,z,0)) < coeff(p,z,3)
```

$$|k(k_2 - 1)| < 1$$

```
result_2 := evalp(p, z = 1) > 0
```

$$0 < k + k(k_2 - 1)$$

```
result_3 := evalp(p, z = -1) < 0
```

$$k(k_2 - 1) - k - 4 < 0$$

```
B_2 := matrix([[coeff(p,z,0),  
coeff(p,z,3)], [coeff(p,z,3), coeff(p,z,0)])
```

APPENDIX A. 2ND ORDER DIGITAL PLL STABILITY ANALYSIS
ON MUPAD

$$\begin{pmatrix} k(k_2-1) & 1 \\ 1 & k(k_2-1) \end{pmatrix}$$


```
B_0 := matrix([[coeff(p,z,0), coeff(p, z, 1)], [coeff(p,z,3),
coeff(p,z,2)]])
```

$$\begin{pmatrix} k(k_2-1) & k+1 \\ 1 & -2 \end{pmatrix}$$

```
result_4 := abs(det(B_2)) > abs(det(B_0))
```

$$|2 k k_2 - k + 1| < |k^2 k_2^2 - 2 k^2 k_2 + k^2 - 1|$$

```
plot(plot::Inequality([result_1, result_2, result_3, result_4],
k = 0..1, k_2 = 0..0.6))
```



APPENDIX A. 2ND ORDER DIGITAL PLL STABILITY ANALYSIS
ON MUPAD

Appendix B

FPGA Development Methodology

An IDE provided by Microsemi called Libero was used. The design flow of Libero is explained here.

Step One - Design Creation

Plan out the design and enter it as HDL (VHDL or Verilog), structural schematic, or mixed-mode (schematic and RTL).

Step Two - Design Verification - Functional Simulation

After the design is defined, it must be verified to test that it functions the way they intended. After creating a testbench using WaveFormer Lite, the ModelSim VHDL or Verilog simulator can be used to perform functional simulation on the schematic or HDL design.

Step Three - Synthesis/EDIF Generation

A design must be synthesized if the design was created using VHDL or Verilog. Using Synplify AE or Synplify Pro from Synplicity, the EDIF netlist is generated. Re-verification of the design "post-synthesis" using the VHDL or Verilog ModelSim simulator used in step two is performed.

While all RTL code must be synthesized, pure schematic designs are automatically "netlisted" out via the Libero tools to create a structural VHDL

APPENDIX B. FPGA DEVELOPMENT METHODOLOGY




Figure B.1: Libero Design Flow

or structural Verilog netlist.

Step Four - Design Implementation

After the design has been functionally verified, the next step is to implement the design using the Actel Designer software. The Designer software automatically places and routes the design and returns timing information. Use the tools that come with Designer to further optimize the design. Use Timer to perform static timing analysis on the design, ChipEditor or ChipPlanner to customize the I/O macro placement, PinEditor for I/O customization, SmartPower for power analysis, and NetlistViewer to view the netlist.

Step Five - Timing Simulation

After design implementation is done, it must be verified that the design meets timing specifications. After creating a test bench using WaveFormer Lite, a timing simulation is performed using the ModelSim VHDL or Verilog simulator.

Step Six - Device Programming

Once the timing simulation has been verified, a the programming file is created. Depending upon the device family, a Fuse, Bitstream, or STAPL programming file is generated.

Appendix C

MATLAB Code

Listing C.1: lock_indicator.m

```
1 disp 'Running lock_indicator...'
2 downsample_factor = 0;
3 frequency_downsample = f_sampling/(2^downsample_factor);% No
   downsampling for now
4 threshold = 0.1;
5
6 downsample_factor = floor(f_sampling/frequency_downsample);
7
8 y_truncation_frac_resolution = 7;
9 y_sq_truncation_frac_resolution = 10;
10 y_sq_truncation_resolution = y_sq_truncation_frac_resolution
   + 1;
11 y_truncation_resolution = y_truncation_frac_resolution + 1;
12 y_sq_truncation_resolution = y_sq_truncation_frac_resolution
   + 1;
13
14 y_truncated = fi_custom(y, 1, y_truncation_resolution,
   y_truncation_frac_resolution);
15 y_q_truncated = fi_custom(y_q, 1, y_truncation_resolution,
   y_truncation_frac_resolution);
16
17 y_sq = y_truncated.^2;
18 y_sq_q = y_q_truncated.^2;
19
20 y_sq_truncated = fi_custom(y_sq, 1,
   y_sq_truncation_resolution,
   y_sq_truncation_frac_resolution);
```

```

21 y_sq_q_truncated = fi_custom(y_sq_q, 1,
    y_sq_truncation_resolution,
    y_sq_truncation_frac_resolution);
22
23 y_sq_truncated_sum = y_sq_truncated - y_sq_q_truncated;
24
25 sum_y_resolution = y_sq_truncation_resolution+1;
26 sum_y_frac_resolution = y_sq_truncation_frac_resolution;
27
28 sum_y = downsample(fi_custom(y_sq_truncated_sum, 1,
    sum_y_resolution, sum_y_frac_resolution),
    downsample_factor);
29
30 locklpfpassbandfreq = 300;
31 locklpfstopbandfreq = 5000;
32 locklpfPassbandAttenuation = 1; %dB
33 locklpfStopbandAttenuation = 40; %dB
34 locklpfmatch = 'stopband'; %Band to match exactly
35
36 locklpfspecs = fdesign.lowpass(locklpfpassbandfreq,
    locklpfstopbandfreq, locklpfPassbandAttenuation,
    locklpfStopbandAttenuation, frequency_downsample);
37 locklpffilterobj= design(locklpfspecs, 'cheby2', '
    MatchExactly',locklpfmatch);
38
39 locklpfsosMatrix = locklpffilterobj.sosMatrix;
40 locklpfscale = locklpffilterobj.ScaleValues;
41 locklpforder = locklpffilterobj.order;
42
43 [lock_lpf_b_double, lock_lpf_a_double] = sos2tf(
    locklpfsosMatrix, locklpfscale(2));
44 %threshold = threshold/locklpfscale(1);
45 threshold = 7;
46
47 %threshold = 10;
48 %[locklpforder, locklpfstop] = cheb2ord(2*locklpfpassbandfreq
    /frequency_downsample, 2*locklpfstopbandfreq/
    frequency_downsample, locklpfPassbandAttenuation,
    locklpfStopbandAttenuation) ;
49
50
51 %[lock_lpf_b_double, lock_lpf_a_double] = cheby2(locklpforder
    ,locklpfStopbandAttenuation , locklpfstop);
52
53 %locklpfresolution

```

```
54 %quantized_lock_lpf_arm_b_double = fi(lock_lpf_arm_b_double)
55 %quantized_lock_lpf_arm_b_double = fi(-lock_lpf_arm_a_double
    (2:3))
56
57 fvtool(lock_lpf_b_double, lock_lpf_a_double);
58
59 subcarop = filter(lock_lpf_b_double, lock_lpf_a_double,
    double(sum_y));
60
61 lock_lpf_b_coeff_frac_resolution = 14;
62 lock_lpf_b_coeff_resolution = 16;
63 lock_lpf_a_coeff_frac_resolution = 14;
64 lock_lpf_a_coeff_resolution = 16;
65 lock_lpf_word_overflow_extra_bits = 7;
66 lock_lpf_word_resolution = 25; %36
67 lock_lpf_word_frac_resolution = 6; %17
68
69 lock_lpf_b_coeffs = lock_lpf_b_double/lock_lpf_a_double(1);
70 lock_lpf_a_coeffs = lock_lpf_a_double(2:end)/
    lock_lpf_a_double(1);
71 lock_lpf_b = fi_custom(lock_lpf_b_coeffs, 1,
    lock_lpf_b_coeff_resolution ,
    lock_lpf_b_coeff_frac_resolution );
72 lock_lpf_a = fi_custom(lock_lpf_a_coeffs, 1,
    lock_lpf_a_coeff_resolution ,
    lock_lpf_a_coeff_frac_resolution );
73 lock_lpf_word_init= fi_custom(zeros(1,locklpforder), 1,
    lock_lpf_word_resolution , lock_lpf_word_frac_resolution )
    ;
74 lock_lpf_filter = iirdf2filter(locklpforder,lock_lpf_b,
    lock_lpf_a, lock_lpf_word_init, lock_lpf_word_resolution ,
    lock_lpf_word_frac_resolution);
75
76 lock_lpf_op = [];
77 for i = 1:length(sum_y)
78     lock_lpf_op = [lock_lpf_op filter(lock_lpf_filter, sum_y(i)
    )];
79 end;
80
81 %lock_lpf_op = filter(locklpffilterobj, sum_y);
82 lock_lpf_op_1 = lock_lpf_op(1);
83 lock_lpf_op_frac_resolution = lock_lpf_op_1.FractionLength;
84 lock_lpf_op_resolution = lock_lpf_op_1.WordLength;
85
86 threshold_fi = fi_custom(threshold,1, lock_lpf_op_resolution,
```

```
        lock_lpf_op_frac_resolution);
87 subcarop_threshold = subcarop > threshold;
88 lock_lpf_op_threshold = lock_lpf_op > threshold_fi;
89
90 %Markov chain: Two consecutive positives: lock, two
    consecutive negatives: unlock
91
92 %States: unlocked, unconfirmed, locked, locked_unconfirmed
    (-1, 0, 1, 2)
93
94 state = -1; %confirmed
95
96 markovop = zeros(1,length(lock_lpf_op_threshold));
97
98 for i = 1:length(lock_lpf_op_threshold)
99     if lock_lpf_op_threshold(i) == 1 && state == -1
100         state = 0;
101     elseif lock_lpf_op_threshold(i) == 1 && state == 0
102         state = 1;
103     elseif lock_lpf_op_threshold(i) == 0 && state == 1
104         state = 2;
105     elseif lock_lpf_op_threshold(i) == 0 && state == 2
106         state = -1;
107     elseif lock_lpf_op_threshold(i) == 0 && state == 0
108         state = -1;
109     elseif lock_lpf_op_threshold(i) == 1 && state == 2
110         state = 1;
111     end;
112
113     if state == 1 || state == 2
114         markovop(i) = 1;
115     end;
116
117 end;
118
119     t_p = 0:1/samples_per_bit:data_samples - (1/
        samples_per_bit);
120 figure, subplot(211), plot(t_p,e);
121 subplot(212), plot(t_p,subcarop);
122
123 figure, subplot(411), plot(t_p,e);
124 subplot(412), plot(t_p,lock_lpf_op);
125 subplot(413), plot(t_p,lock_lpf_op_threshold);
126 subplot(414), plot(t_p,markovop);
127
```



```
128 figure, subplot(311), plot(t_p,(y));
129 title('Demodulated_data_signal');
130 subplot(312), plot(t_p,e);
131 title('Error_signal');
132 subplot(313), plot(t_p, markovop);
133 title('Lock_signal');
134 axis([0 2 -0.5 1.5]);
135 xlim auto;
```

Listing C.2: runsim.m

```
1 %% Next iteration of Costas Loop Simulation
2 clear;
3 close all;
4 addpath('visualaids/');
5 addpath('testsamples/');
6 addpath('test/');
7 addpath('test/lock');
8 addpath('methods/');
9 addpath('classes/');
10
11 set_nco_carrier_random_phase = true;
12 run_testbench = true;
13 run_virtualization = true;
14 feedback = true;
15 only_noise_input = false;
16 gaussian_random_noise = true %False: uniform distribution
17 f_error_max = 1000;
18 f_errors_num = 2;
19 error_bits = 5;
20 data_samples =30;
21
22
23 f_error = randi([0 f_error_max], 1, f_errors_num);
24 data_f_error = [1,randi([3, data_samples-1], 1, f_errors_num
    -1)];
25
26 if isunix
27 if run_virtualization
28     tbdir='/home/prabhpreet/Documents/College/Notes/SEM8/
    DSPProject/Work/Libero/CostasLoop/simulation/';
29     pause_instead_of_execute_testbench=true;
30 else
31     tbdir='/home/prabhpreet/Documents/College/Notes/SEM8/
    DSPProject/Work/vhdl/';
32     pause_instead_of_execute_testbench = false;
```

```
33 end
34 elseif ispc
35     tbdir='P:\prabhpreet\Documents\College\Notes\SEM8\
           DSPProject\Work_Libero\CostasLoop\simulation\';
36     pause_instead_of_execute_testbench = true;
37 end;
38 %% Testbench object
39 fwr = tbgen(tbdir);
40 %% System clock
41
42 f_system = 512*10^3;
43 f_sampling = f_system;
44 t_s = 1/f_sampling;
45
46 %% Input
47
48 adc_resolution = 12;
49 f_desired = randi([0 1]); %16kHz = 1
50 disp 'Input specs: carrier rate, data rate, f_error'
51 if f_desired
52     f_input_carrier = 16*10^3
53     f_data_rate = 4*10^3
54 else
55     f_input_carrier = 8*10^3
56     f_data_rate = 2*10^3
57 end
58 f_error
59 data_f_error
60
61 t_data_period = 1/f_data_rate;
62 samples_per_bit = f_sampling/f_data_rate;
63
64 t = 0:t_s:(t_data_period*data_samples)-t_s;
65
66 data = randi(0:1, 1, data_samples);
67 data(data == 0) = -1;
68
69 if set_nco_carrier_random_phase
70     carrier_phase = rand(1)
71 else
72     carrier_phase = 0.0625
73 end
74
75 baseband = [];
76 carrier = [];
```

```

77 f_error_current = 0;
78 for i = 1:length(data)
79     baseband = [baseband data(i).*ones(1,samples_per_bit)];
80     if any(i == data_f_error)
81         f_error_current = f_error(data_f_error==i);
82     end;
83     carrier = [carrier sin(2*pi*(f_input_carrier+
        f_error_current)*t((i-1)*samples_per_bit+1:i*
        samples_per_bit) + 2*pi*carrier_phase)];
84
85 end
86
87 %carrier = sin(2*pi*(f_input_carrier+f_error)*t + 2*pi*
    carrier_phase);
88
89 if only_noise_input
90     if gaussian_random_noise
91         input_noise = normrnd(0,1,1,length(t));
92     else
93         input_noise = -1 + 2*randi(1, length(t));
94     end
95 else
96     input = (baseband.* carrier);% + ((2^-(adc_resolution-
        error_bits - 1)).*(randi([-((2^error_bits)) ((2^error_bits
        )-1)], 1, length(carrier))));
97
98     input_noise = bitnoise(input, adc_resolution, adc_resolution
        -1, error_bits);
99     %input = awgn(input, -100); %Noise
100 end
101
102 input_sampled = fi_custom(input_noise, 1, adc_resolution,
    adc_resolution-1); % 12 bit adc
103
104
105 %% NCO
106
107 nco_output_resolution = 5;
108 acc_word_resolution = 15;
109 frequency_word_resolution = 15;
110
111
112 intial_acc_phase = 0;
113
114 nco_obj = nco(frequency_word_resolution, acc_word_resolution,

```

```
        nco_output_resolution, initial_acc_phase);
115
116 f_desired_word = (f_input_carrier/f_sampling)*(2^
        acc_word_resolution);
117
118 x_resolution = adc_resolution+nco_output_resolution;
119 x_frac_resolution = x_resolution-2;
120
121 nco_phase = [];
122
123 i_nco = fi_custom([],1,nco_output_resolution,
        nco_output_resolution-1);
124 q_nco = fi_custom([], 1, nco_output_resolution,
        nco_output_resolution-1);
125
126
127 x = fi_custom([], 1,x_resolution, x_frac_resolution);
128 x_q = fi_custom([], 1,x_resolution, x_frac_resolution);
129
130 %% Arm filters
131 x_arm_coeff_resolution = 15;
132 x_arm_coeff_frac_resolution = 14;
133
134 y_arm_coeff_resolution = 16;
135 y_arm_coeff_frac_resolution = 13;
136
137 %y_resolution = x_resolution+y_arm_coeff_resolution;
138 %y_frac_resolution = x_frac_resolution +
        arm_coeff_frac_resolution;
139
140 y_frac_resolution = 26;
141 y_resolution = y_frac_resolution+(y_arm_coeff_resolution-
        y_arm_coeff_frac_resolution)+(x_resolution -
        x_frac_resolution);
142 y = fi_custom([],1, y_resolution, y_frac_resolution);
143 y_q = fi_custom([],1, y_resolution, y_frac_resolution);
144
145 Fpass = 5000;    % Passband Frequency: Original 6000
146 Fstop = 15000; % Stopband Frequency
147 PassbandRipple = 5;
148 StopbandAttenuation = 40; %dB
149
150 [order, cutoff] = cheb2ord(Fpass/(f_sampling/2), Fstop/(
        f_sampling/2), PassbandRipple, StopbandAttenuation);
151
```

```
152 [arm_b_double, arm_a_double] = cheby2(order,
    StopbandAttenuation, cutoff);
153
154 %fvtool(arm_b_double, arm_a_double);
155
156 arm_b_coeffs = arm_b_double/arm_a_double(1);
157 arm_a_coeffs = arm_a_double(2:end)/arm_a_double(1);
158 arm_b = fi_custom(arm_b_coeffs, 1, x_arm_coeff_resolution,
    x_arm_coeff_frac_resolution);
159 arm_a = fi_custom(arm_a_coeffs, 1, y_arm_coeff_resolution,
    y_arm_coeff_frac_resolution);
160
161 x_init = fi_custom(zeros(1,order+1), 1, x_resolution,
    x_resolution-1);
162 y_init = fi_custom(zeros(1,order), 1, y_resolution,
    y_frac_resolution);
163 arm_filter_in_phase = iircustomFilter(order,arm_b, arm_a,
    x_init, y_init, y_resolution, y_frac_resolution);
164 arm_filter_quadrature = iircustomFilter(order,arm_b, arm_a,
    x_init, y_init, y_resolution, y_frac_resolution);
165
166 e_resolution = (2*y_resolution);
167 e_frac_resolution = 2*y_frac_resolution;
168
169 e = fi_custom([], 1, e_resolution, e_frac_resolution);
170 %% Loop filter
171
172 loop_filter_coeff_bw = 16;
173 loop_filter_coeff_bw_frac = loop_filter_coeff_bw-1;
174 lfv = 0.01;
175 %alpha = fi_custom(lfv, 1,loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
176
177 %alpha = fi_custom(lfv*(1+(lfv*t_s/8)), 1,
    loop_filter_coeff_bw, loop_filter_coeff_bw_frac);
178 %beta = fi_custom(0, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
179 %beta = fi_custom(0.0001, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
180 %
181 % freq_add = fi_custom([],1,n_total_resolution,
    n_total_frac_resolution);
182
183 alpha = lfv*(1+(lfv*t_s/8));
184 beta = 0.0001;
```

```

185 %beta = (alpha^2)*t_s/4;
186
187 n_total_resolution = loop_filter_coeff_bw + e_resolution;
188 n_total_frac_resolution = loop_filter_coeff_bw_frac +
    e_frac_resolution;
189 n_total = fi_custom([],1,n_total_resolution,
    n_total_frac_resolution);
190
191 loopfilter_order = 1;
192 loopfilter_b = fi_custom([alpha (beta-alpha)], 1,
    loop_filter_coeff_bw,loop_filter_coeff_bw_frac);
193 loopfilter_a = fi_custom(-1, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
194
195
196 f_desired_word_fi = fi_custom(convert_natural(nco_obj,
    f_desired_word),1,n_total_resolution,
    n_total_frac_resolution);
197
198 e_init = fi_custom(zeros(1,loopfilter_order+1), 1,
    e_resolution, e_frac_resolution);
199 n_total_init = f_desired_word_fi;
200
201 loopfilter = iircustomFilter(loopfilter_order,loopfilter_b,
    loopfilter_a, e_init, n_total_init, n_total_resolution,
    n_total_frac_resolution);
202 %% Signal initialization
203
204
205 freq_add(1) = f_desired_word_fi;
206 nco_e = [convert_natural(nco_obj, f_desired_word)];
207
208 disp 'Simulating...'
209 for i = 1:length(t)
210     nco_phase(i) = nco_obj.accumalator;
211     if feedback
212         i_nco(i) = iterate(nco_obj,nco_e(i));
213     else
214         i_nco(i) = iterate(nco_obj, nco_e(1));
215     end
216     q_nco(i) = quadrature(nco_obj);
217
218     x(i) = fi_custom(input_sampled(i)*i_nco(i), 1,
        x_resolution, x_frac_resolution);
219     x_q(i) = fi_custom(input_sampled(i)*q_nco(i), 1,

```

```

        x_resolution, x_frac_resolution);
220
221     y = [y fi_custom(filter(arm_filter_in_phase, x(i)), 1,
        y_resolution, y_frac_resolution)];
222     y_q = [y_q fi_custom(filter(arm_filter_quadrature, x_q(i)
        ), 1, y_resolution, y_frac_resolution)];
223
224     e = [e y(i)*y_q(i)];
225     n_total = [n_total fi_custom(filter(loopfilter, e(i)), 1,
        n_total_resolution, n_total_frac_resolution)];
226     nco_e(i+1) = convert_signed(nco_obj, n_total(i));
227
228 end
229
230 discretization = zeros(1,length(y));
231 discretization(y < 0) = -1;
232 discretization(y >= 0) = 1;
233
234 subplot(511);
235 plot(t, baseband);
236 axis([1 2 -1.5 1.5]);
237 xlim auto;
238 title('Baseband_signal');
239 subplot(512);
240 plot(t, discretization);
241 title('Quantized_simulation_demod_signal');
242 axis([1 2 -1.5 1.5]);
243 xlim auto;
244 subplot(513);
245 plot(t, double(y));
246 title('Demod_signal_without_quantization');
247 %subplot(614);
248 %plot(t, double(input_sampled));
249 subplot(514); plot(t, double(n_total));
250 title('Error_signal_after_filtering');
251 % plot(t, double(carrier));
252 % title('Carrier');
253 % plot(t, double(i_nco));
254 % title('NCO in phase o/p');
255 % plot(t, double(q_nco));
256 % title('NCO quadrature phase o/p');
257 % plot(t, double(y_q));
258 % title('Demod quad signal without quantization');
259 subplot(515);plot(t, double(nco_e(2:end)));
260 title('Error_signal_quantized');

```

```

261
262 % if plot_n <= plot_r plot_temp = (plot_n*plot_c)-1; else
      plot_temp = (mod(plot_n, plot_r) * plot_c); end; subplot(
      plot_r, plot_c, plot_temp); plot_n = plot_n + 1;
263 % plot(t, double(nco_e(1:length(t))));
264 % title('NCO input');
265 % if plot_n <= plot_r plot_temp = (plot_n*plot_c)-1; else
      plot_temp = (mod(plot_n, plot_r) * plot_c); end; subplot(
      plot_r, plot_c, plot_temp); plot_n = plot_n + 1;
266 % plot(t, mod(double(nco_phase), 1));
267 % title('NCO accumulator phase');
268
269 figure
270 subplot(311)
271 plot(t, double(e));
272 subplot(312);
273 plot(t, double(n_total));
274 subplot(313);
275 plot(t, double(nco_e(2:end)));
276
277 lock_indicator
278 run_testbench_cmd

```

Listing C.3: runsim_noise.m

```

1 %% Next iteration of Costas Loop Simulation
2 clear;
3 close all;
4 addpath('visualaids/');
5 addpath('testsamples/');
6 addpath('test/');
7 addpath('test/lock');
8 addpath('methods/');
9 addpath('classes/');
10
11 set_nco_carrier_random_phase = true;
12 run_testbench = true;
13 run_virtualization = false;
14 feedback = true;
15 f_error_max = 1000;
16 f_errors_num = 2;
17 error_bits = 13;
18 data_samples =10;
19
20
21 f_error = randi([0 f_error_max], 1, f_errors_num);

```



```

22 data_f_error = [1,randi([3, data_samples-1], 1, f_errors_num
    -1)];
23
24 if isunix
25 if run_virtualization
26     tbdir='/home/prabhpreet/Documents/College/Notes/SEM8/
        DSPProject/Work/Libero/CostasLoop/simulation/';
27     pause_instead_of_execute_testbench=true;
28 else
29     tbdir='/home/prabhpreet/Documents/College/Notes/SEM8/
        DSPProject/Work/vhdl/';
30     pause_instead_of_execute_testbench = false;
31 end
32 elseif ispc
33     tbdir='P:\prabhpreet\Documents\College\Notes\SEM8\
        DSPProject\Work_Libero\CostasLoop\simulation\';
34     pause_instead_of_execute_testbench = true;
35 end;
36 %% Testbench object
37 fwr = tbgen(tbdir);
38 %% System clock
39
40 f_system = 512*10^3;
41 f_sampling = f_system;
42 t_s = 1/f_sampling;
43
44 %% Input
45
46 adc_resolution = 12;
47 f_desired = randi([0 1]); %16kHz = 1
48 disp 'Input specs: carrier rate, data rate, f_error'
49 if f_desired
50     f_input_carrier = 16*10^3
51     f_data_rate = 4*10^3
52 else
53     f_input_carrier = 8*10^3
54     f_data_rate = 2*10^3
55 end
56 f_error
57 data_f_error
58
59 t_data_period = 1/f_data_rate;
60 samples_per_bit = f_sampling/f_data_rate;
61
62 t = 0:t_s:(t_data_period*data_samples)-t_s;

```

```

63
64 data = randi(0:1, 1, data_samples);
65 data(data == 0) = -1;
66
67 if set_nco_carrier_random_phase
68     carrier_phase = rand(1)
69 else
70     carrier_phase = 0.0625
71 end
72
73 baseband = [];
74 carrier = [];
75 f_error_current = 0;
76 for i = 1:length(data)
77     baseband = [baseband data(i).*ones(1,samples_per_bit)];
78     if any(i == data_f_error)
79         f_error_current = f_error(data_f_error==i);
80     end;
81     carrier = [carrier sin(2*pi*(f_input_carrier+
        f_error_current)*t((i-1)*samples_per_bit+1:i*
        samples_per_bit) + 2*pi*carrier_phase)];
82
83 end
84
85 %carrier = sin(2*pi*(f_input_carrier+f_error)*t + 2*pi*
    carrier_phase);
86
87 %input = (baseband.* carrier);% + ((2^-(adc_resolution-
    error_bits - 1)).*(randi([-((2^error_bits)) ((2^error_bits
    )-1)], 1, length(carrier))));
88
89 %input_noise = bitnoise(input, adc_resolution, adc_resolution
    -1, error_bits);
90 %input = awgn(input, -100); %Noise
91 input_noise = -1 + 2*rand(1,length(baseband));
92 input_sampled = fi_custom(input_noise, 1, adc_resolution,
    adc_resolution-1); % 12 bit adc
93
94
95 %% NCO
96
97 nco_output_resolution = 5;
98 acc_word_resolution = 15;
99 frequency_word_resolution = 15;
100

```

```
101
102 initial_acc_phase = 0;
103
104 nco_obj = nco(frequency_word_resolution, acc_word_resolution,
               nco_output_resolution, initial_acc_phase);
105
106 f_desired_word = (f_input_carrier/f_sampling)*(2^
                  acc_word_resolution);
107
108 x_resolution = adc_resolution+nco_output_resolution;
109 x_frac_resolution = x_resolution-2;
110
111 nco_phase = [];
112
113 i_nco = fi_custom([],1,nco_output_resolution,
                   nco_output_resolution-1);
114 q_nco = fi_custom([], 1, nco_output_resolution,
                   nco_output_resolution-1);
115
116
117 x = fi_custom([], 1,x_resolution, x_frac_resolution);
118 x_q = fi_custom([], 1,x_resolution, x_frac_resolution);
119
120 %% Arm filters
121 x_arm_coeff_resolution = 15;
122 x_arm_coeff_frac_resolution = 14;
123
124 y_arm_coeff_resolution = 16;
125 y_arm_coeff_frac_resolution = 13;
126
127 %y_resolution = x_resolution+y_arm_coeff_resolution;
128 %y_frac_resolution = x_frac_resolution +
                  arm_coeff_frac_resolution;
129
130 y_frac_resolution = 26;
131 y_resolution = y_frac_resolution+(y_arm_coeff_resolution-
                  y_arm_coeff_frac_resolution)+(x_resolution -
                  x_frac_resolution);
132 y = fi_custom([],1, y_resolution, y_frac_resolution);
133 y_q = fi_custom([],1, y_resolution, y_frac_resolution);
134
135 Fpass = 5000;    % Passband Frequency: Original 6000
136 Fstop = 15000;  % Stopband Frequency
137 PassbandRipple = 5;
138 StopbandAttenuation = 40; %dB
```

```
139
140 [order, cutoff] = cheb2ord(Fpass/(f_sampling/2), Fstop/(
    f_sampling/2), PassbandRipple, StopbandAttenuation);
141
142 [arm_b_double, arm_a_double] = cheby2(order,
    StopbandAttenuation, cutoff);
143
144 %fvtool(arm_b_double, arm_a_double);
145
146 arm_b_coeffs = arm_b_double/arm_a_double(1);
147 arm_a_coeffs = arm_a_double(2:end)/arm_a_double(1);
148 arm_b = fi_custom(arm_b_coeffs, 1, x_arm_coeff_resolution,
    x_arm_coeff_frac_resolution);
149 arm_a = fi_custom(arm_a_coeffs, 1, y_arm_coeff_resolution,
    y_arm_coeff_frac_resolution);
150
151 x_init = fi_custom(zeros(1,order+1), 1, x_resolution,
    x_resolution-1);
152 y_init = fi_custom(zeros(1,order), 1, y_resolution,
    y_frac_resolution);
153 arm_filter_in_phase = iircustomFilter(order,arm_b, arm_a,
    x_init, y_init, y_resolution, y_frac_resolution);
154 arm_filter_quadrature = iircustomFilter(order,arm_b, arm_a,
    x_init, y_init, y_resolution, y_frac_resolution);
155
156 e_resolution = (2*y_resolution);
157 e_frac_resolution = 2*y_frac_resolution;
158
159 e = fi_custom([], 1, e_resolution, e_frac_resolution);
160 %% Loop filter
161
162 loop_filter_coeff_bw = 16;
163 loop_filter_coeff_bw_frac = loop_filter_coeff_bw-1;
164 lfv = 0.01;
165 %alpha = fi_custom(lfv, 1,loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
166
167 %alpha = fi_custom(lfv*(1+(lfv*t_s/8)), 1,
    loop_filter_coeff_bw, loop_filter_coeff_bw_frac);
168 %beta = fi_custom(0, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
169 %beta = fi_custom(0.0001, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
170 %
171 % freq_add = fi_custom([],1,n_total_resolution,
```

```

    n_total_frac_resolution);
172
173 alpha = lfv*(1+(lfv*t_s/8));
174 beta = 0.0001;
175 %beta = (alpha^2)*t_s/4;
176
177 n_total_resolution = loop_filter_coeff_bw + e_resolution;
178 n_total_frac_resolution = loop_filter_coeff_bw_frac +
    e_frac_resolution;
179 n_total = fi_custom([],1,n_total_resolution,
    n_total_frac_resolution);
180
181 loopfilter_order = 1;
182 loopfilter_b = fi_custom([alpha (beta-alpha)], 1,
    loop_filter_coeff_bw,loop_filter_coeff_bw_frac);
183 loopfilter_a = fi_custom(-1, 1, loop_filter_coeff_bw,
    loop_filter_coeff_bw_frac);
184
185
186 f_desired_word_fi = fi_custom(convert_natural(nco_obj,
    f_desired_word),1,n_total_resolution,
    n_total_frac_resolution);
187
188 e_init = fi_custom(zeros(1,loopfilter_order+1), 1,
    e_resolution, e_frac_resolution);
189 n_total_init = f_desired_word_fi;
190
191 loopfilter = iircustomFilter(loopfilter_order,loopfilter_b,
    loopfilter_a, e_init, n_total_init, n_total_resolution,
    n_total_frac_resolution);
192 %% Signal initialization
193
194
195 freq_add(1) = f_desired_word_fi;
196 nco_e = [convert_natural(nco_obj, f_desired_word)];
197
198 disp 'Simulating...'
199 for i = 1:length(t)
200     nco_phase(i) = nco_obj.accumalator;
201     if feedback
202         i_nco(i) = iterate(nco_obj,nco_e(i));
203     else
204         i_nco(i) = iterate(nco_obj, nco_e(1));
205     end
206     q_nco(i) = quadrature(nco_obj);

```

```

207
208     x(i) = fi_custom(input_sampled(i)*i_nco(i), 1,
209                    x_resolution, x_frac_resolution);
210
211     x_q(i) = fi_custom(input_sampled(i)*q_nco(i), 1,
212                      x_resolution, x_frac_resolution);
213
214     y = [y fi_custom(filter(arm_filter_in_phase, x(i)), 1,
215                      y_resolution, y_frac_resolution)];
216     y_q = [y_q fi_custom(filter(arm_filter_quadrature, x_q(i)
217                             ), 1, y_resolution, y_frac_resolution)];
218
219     e = [e y(i)*y_q(i)];
220     n_total = [n_total fi_custom(filter(loopfilter, e(i)), 1,
221                                   n_total_resolution, n_total_frac_resolution)];
222     nco_e(i+1) = convert_signed(nco_obj, n_total(i));
223
224 end
225
226 discretization = zeros(1,length(y));
227 discretization(y < 0) = -1;
228 discretization(y >= 0) = 1;
229
230 subplot(511);
231 axis([1 2 -1.5 1.5]);
232 xlim auto;
233 plot(t, baseband);
234 title('Baseband_signal');
235 subplot(512);
236 axis([1 2 -1.5 1.5]);
237 xlim auto;
238 plot(t, discretization);
239 title('Quantized_simulation_demod_signal');
240 subplot(513);
241 plot(t, double(y));
242 title('Demod_signal_without_quantization');
243 %subplot(614);
244 %plot(t, double(input_sampled));
245 subplot(514); plot(t, double(n_total));
246 title('Error_signal_after_filtering');
247 % plot(t, double(carrier));
248 % title('Carrier');
249 % plot(t, double(i_nco));
250 % title('NCO in phase o/p');
251 % plot(t, double(q_nco));
252 % title('NCO quadrature phase o/p');

```

```

247 % plot(t, double(y_q));
248 % title('Demod quad signal without quantization');
249 subplot(515);plot(t, double(nco_e(2:end)));
250 title('Error signal quantized');
251
252 % if plot_n <= plot_r plot_temp = (plot_n*plot_c)-1; else
      plot_temp = (mod(plot_n, plot_r) * plot_c); end; subplot(
      plot_r, plot_c, plot_temp); plot_n = plot_n + 1;
253 % plot(t, double(nco_e(1:length(t))));
254 % title('NCO input');
255 % if plot_n <= plot_r plot_temp = (plot_n*plot_c)-1; else
      plot_temp = (mod(plot_n, plot_r) * plot_c); end; subplot(
      plot_r, plot_c, plot_temp); plot_n = plot_n + 1;
256 % plot(t, mod(double(nco_phase), 1));
257 % title('NCO accumulator phase');
258
259 figure
260 subplot(311)
261 plot(t, double(e));
262 subplot(312);
263 plot(t, double(n_total));
264 subplot(313);
265 plot(t, double(nco_e(2:end)));
266
267 lock_indicator
268 run_testbench_cmd

```

Listing C.4: customFilter.m

```

1 classdef customFilter < handle
2     %customfilter FIR filter class
3     properties
4         coeffs
5         x
6         order
7     end
8
9     methods
10        function obj = customFilter(order, coeffs, x_init)
11            obj.coeffs = coeffs;
12            obj.order = order;
13            obj.x = x_init;
14        end
15
16        function y = filter(obj, input)
17            obj.x = [input obj.x(1:obj.order)];

```

```

18         y = sum(obj.x.*obj.coeffs);
19     end
20 end
21
22 end

```

Listing C.5: iircustomFilter.m

```

1  classdef iircustomFilter < handle
2      %customfilter FIR filter class
3      properties
4          b
5          a
6          x
7          y
8          order
9          y_resolution
10         y_frac_resolution
11     end
12
13     methods
14         function obj = iircustomFilter(order, b, a, x_init,
15             y_init, y_resolution, y_frac_resolution)
16             obj.b = b;
17             obj.a = a;
18             obj.order = order;
19             obj.x = x_init;
20             obj.y = y_init;
21             obj.y_resolution = y_resolution;
22             obj.y_frac_resolution = y_frac_resolution;
23         end
24
25         function op = filter(obj, input, y_resolution,
26             y_frac_resolution)
27             obj.x = [input obj.x(1:obj.order) ];
28             b = sum(obj.x.*obj.b);
29             a = sum(obj.a.* obj.y);
30             op = fi_custom(b - a, 1, obj.y_resolution, obj.
31                 y_frac_resolution);
32             if obj.order ~= 1
33                 obj.y = [op obj.y(1:obj.order -1)];
34             else
35                 obj.y = op;
36             end;
37         end
38     end
39 end

```



```

36
37 end

```

Listing C.6: iirdf2filter.m

```

1 classdef iirdf2filter < handle
2     %Direct Form II IIR filter class
3     properties
4         b
5         a
6         word
7         order
8         word_resolution
9         word_frac_resolution
10    end
11
12    methods
13        function obj = iirdf2filter(order, b, a, word_init,
14            word_resolution, word_frac_resolution)
15            obj.b = b;
16            obj.a = a;
17            obj.order = order;
18            obj.word = word_init;
19            obj.word_resolution = word_resolution;
20            obj.word_frac_resolution = word_frac_resolution;
21        end
22
23        function op = filter(obj, input)
24            truncated_product_a = fi(-(obj.word.*obj.a), 1, obj.
25                word_resolution, obj.word_frac_resolution);
26            resized_input = fi(input, 1, obj.word_resolution, obj.
27                word_frac_resolution);
28            word_next = fi_custom(sum(truncated_product_a) +
29                resized_input, 1, obj.word_resolution, obj.
30                word_frac_resolution);
31            op = sum([word_next obj.word].*obj.b);
32            obj.word = [word_next obj.word(1:obj.order-1)];
33        end
34    end
35 end

```

Listing C.7: nco.m

```

1 classdef nco < handle
2     %NCO NCO class

```

```

3
4   properties
5       freq_bw
6       accum_bw
7       output_bw
8       accumulator
9   end
10
11  methods
12      function obj = nco(freq_bw,accum_bw,output_bw,
13                          phase_init)
14          obj.freq_bw = freq_bw;
15          obj.accum_bw = accum_bw;
16          obj.output_bw = output_bw;
17          obj.accumulator = fi(phase_init, 0, obj.accum_bw,
18                                obj.accum_bw);
19      end
20
21      function op = iterate(obj, fw)
22          obj.accumulator = obj.accumulator + convert(obj,
23              fw);
24          op = fi(sin(2*pi*double(obj.accumulator)), 1, obj
25              .output_bw, obj.output_bw -1);
26          %if(op == 0) op = 2^-obj.output_bw; end
27      end
28
29      function op = quadrature(obj)
30          acc = obj.accumulator + fi(0.25, 0, obj.accum_bw,
31              obj.accum_bw);
32          op = fi(sin(2*pi*double(acc)), 1, obj.output_bw,
33              obj.output_bw -1);
34          %if(op == 0) op = 2^-obj.output_bw; end
35      end
36
37      function op = iterate_natural(obj, fw)
38          op = iterate(obj,convert_natural(obj,fw));
39      end
40
41      function f = convert_natural(obj, fw)
42          m = mod(double(fw*2^-(obj.accum_bw)), 2^-(obj.
43              accum_bw - obj.freq_bw));
44          f = fi(m, 0, obj.accum_bw, obj.accum_bw);
45      end
46
47      function f = convert(obj, fw)

```

```

41         f = fi(mod(double(fw), 2^-(obj.accum_bw - obj.
42             freq_bw)), 0, obj.accum_bw, obj.accum_bw);
43     end
44     function f = convert_signed(obj, fw)
45         temp = mod((mod(1 +double(fw), 1)*2^obj.accum_bw)
46             , 2^obj.freq_bw);
47         f = convert_natural(obj, floor(temp));
48     end
49     function [words, op] = get_coeffs(obj, filename)
50         words = 0:(2^(obj.accum_bw-2)-1);
51         temp = fi(sin(2*pi*(words/2^obj.accum_bw)), 1,
52             obj.output_bw, obj.output_bw -1);
53         op = bin(temp. ');
54         words_bin = bin(fi(words.', 0, obj.accum_bw-2, 0)
55             );
56         f = fopen(filename, 'w');
57         for i = 1:length(words)
58             fprintf(f, '%s', op(i,:));
59         end
60         fclose(f);
61     end
62 end

```

Listing C.8: tbgen.m

```

1  classdef tbgen < handle
2      %TBGEN Testbench generation class
3
4      properties
5          filedir
6      end
7
8      methods
9
10
11         function obj = tbgen(filedir)
12             obj.filedir= filedir;
13         end
14         function write_file(obj, filename, input, power_scale
15             )
16             fileID=fopen(strcat(obj.filedir, filename), 'w');
17             fprintf(fileID, '%d\n', floor(input.*2^(

```

```

17         power_scale));
18         fclose(fileID);
19
20     end
21
22     function write_file_bin_frac(obj, filename, input)
23         fileID=fopen(strcat(obj.file_dir, filename), 'w');
24
25         for i = 1:length(input)
26             fprintf(fileID, '%s\n', bin(input(i)));
27         end
28         fclose(fileID);
29
30
31     end
32
33     function write_file_bin(obj, filename, input,
34         power_scale, signed)
35         fileID=fopen(strcat(obj.file_dir, filename), 'w');
36         if signed
37             ip = fi(input, 1, power_scale+1, power_scale)
38                 ;
39         else
40             ip = fi(input, 0, power_scale, power_scale);
41         end;
42         for i = 1:length(ip)
43             fprintf(fileID, '%s\n', bin(ip(i)));
44         end
45         fclose(fileID);
46
47     end
48
49     function op=read_file_bin(obj, filename, signed)
50         fileID = fopen(strcat(obj.file_dir, filename), 'r')
51                 ;
52         x = fgetl(fileID);
53         op = [];
54         while x ~= -1
55             if signed
56                 if(x(1)=='0')
57                     y = bin2dec(x(2:end));
58                 else
59                     y = bin2dec(x(2:end)) - 2 ^ (length(x

```

```

        ) - 1);
58         end
59         else
60             y = bin2dec(x);
61         end
62         op = [op y];
63         x = fgetl(fileID);
64     end
65     fclose(fileID);
66 end
67
68 function op=read_file(obj, filename)
69     fileID = fopen(strcat(obj.filedir,filename), 'r')
70     ;
71     output = fscanf(fileID, '%d\n');
72     op = output.';
73     fclose(fileID);
74 end
75
76 end
77
78 end

```

Listing C.9: bitnoise.m

```

1 function output = bitnoise(input, word_length, fract_length,
2   fract_noise_length)
3     shift = fract_length - fract_noise_length;
4     floored_output = floor((input).*(2^shift));
5     shifted_output = floored_output .*(2^-shift) ;
6     noise = (randi([0 ((2^fract_noise_length) - 1)],1, length(
7   input) )).*2^(-fract_length));
8     output = shifted_output + noise;
9 end

```

Listing C.10: fi_custom.m

```

1 function output = fi_custom( input, signed, resolution,
2   fract_word_size )
3 %fi_custom Used for removing/enforcing fixed point by editing
4   function
5
6 %output = input;

```

```

5   %quantized_input = floor((input).*(2^fract_word_size))
        .*(2^-fract_word_size);
6   %output = fi(quantized_input, signed, resolution,
        fract_word_size);
7   %output = fi(input, signed, resolution, fract_word_size,
        'RoundingMethod', 'Floor', 'OverflowAction', 'Wrap');
8   output = fi(input, signed, resolution, fract_word_size, '
        RoundingMethod', 'Floor');
9 end

```

Listing C.11: test_carlock_lpf.m

```

1 write_file_bin_frac(fwr, 'f_filter_in.txt', sum_y);
2 current_dir = pwd();
3   cd(tbdir)
4   if pause_instead_of_execute_testbench
5       pause
6   else
7       system('./tbcарlock_lpf_--vcd=tbcарlock_lpf.vcd')
8   end
9   cd(current_dir);
10 sum_y_int = double(sum_y)*2^(sum_y_frac_resolution);
11
12 lock_lpf_op_int = double(lock_lpf_op)*2^(
        lock_lpf_op_frac_resolution);
13 lock_lpf_op_cmp = read_file_bin(fwr, 'f_filter_out.txt', true
        );
14
15 disp 'Number_of_non_matching_samples'
16 sum(lock_lpf_op_cmp ~= lock_lpf_op_int)
17 lock_lpf_op_cmp(1:5)
18 lock_lpf_op_int(1:5)
19 lock_lpf_op_index = find(lock_lpf_op_int ~= lock_lpf_op_cmp);

```

Listing C.12: test_carlock.m

```

1 write_file_bin_frac(fwr, 'f_raw_op_sin_in.txt', y);
2 write_file_bin_frac(fwr, 'f_raw_op_cos_in.txt', y_q);
3
4 current_dir = pwd();
5   cd(tbdir)
6   if pause_instead_of_execute_testbench
7       pause
8   else
9       system('./tbcарlock_--vcd=tbcарlock.vcd')
10  end

```

```

11     cd(current_dir);
12     y_int = double(y)*2^(y_frac_resolution);
13     y_q_int = double(y_q)*2^(y_frac_resolution);
14     lock_int = markovop;
15     lock_cmp = read_file(fwr, 'f_lock_out.txt');
16
17     disp 'Number of non matching samples'
18     sum(lock_cmp ~= lock_int)
19     lock_cmp(1:5)
20     lock_int(1:5)
21     lock_index = find(lock_int ~= lock_cmp);

```

Listing C.13: test_carlock_state_machine.m

```

1 write_file_bin_frac(fwr, 'f_carlock_lpf_op_in.txt', lock_lpf_op
);
2 current_dir = pwd();
3     cd(tbdir)
4     if pause_instead_of_execute_testbench
5         pause
6     else
7         system('./tbcарlock_state_machine --vcd=
tbcарlock_state_machine.vcd')
8     end
9     cd(current_dir);
10
11 lock_lpf_op_int = double(lock_lpf_op)*2^(
lock_lpf_op_frac_resolution);
12 lock_int = markovop;
13 lock_cmp = read_file(fwr, 'f_lock_out.txt');
14
15 disp 'Number of non matching samples'
16 sum(lock_cmp ~= lock_int)
17 lock_cmp(1:5)
18 lock_int(1:5)
19 lock_index = find(lock_int ~= lock_cmp);

```

Listing C.14: test_carlock_square_truncate.m

```

1 write_file_bin_frac(fwr, 'f_raw_op_sin_in.txt', y);
2 write_file_bin_frac(fwr, 'f_raw_op_cos_in.txt', y_q);
3 current_dir = pwd();
4     cd(tbdir)
5     if pause_instead_of_execute_testbench
6         pause
7     else

```

```

8     system('./tbcарlock_square_truncate_--vcd=
          tbcарlock_square_truncate.vcd')
9     end
10    cd(current_dir);
11    y_int = double(y)*2^(y_frac_resolution);
12    y_q_int = double(y_q)*2^(y_frac_resolution);
13    y_truncated_int = double(y_truncated)*2^(
          y_truncation_resolution);
14    y_q_truncated_int = double(y_q_truncated)*2^(
          y_truncation_resolution);
15    y_sq_int = double(y_sq)*2^(2*y_truncation_resolution);
16    y_sq_q_int = double(y_sq_q)*2^(2*y_truncation_resolution);
17    y_sq_truncated_int = double(y_sq_truncated)*2^(
          y_sq_truncation_frac_resolution);
18    y_sq_q_truncated_int = double(y_sq_q_truncated)*2^(
          y_sq_truncation_frac_resolution);
19    y_sq_truncated_sum_int = double(y_sq_truncated_sum)*2^(
          y_sq_truncation_frac_resolution);
20    sum_y_int = double(sum_y)*2^(sum_y_frac_resolution);
21    sum_y_cmp = read_file_bin(fwr, 'f_filter_in.txt', true);
22    disp 'Number_of_non_matching_samples'
23    sum(sum_y_cmp ~= sum_y_int)
24    sum_y_cmp(1:5)
25    sum_y_int(1:5)
26    sum_y_index = find(sum_y_int ~= sum_y_cmp);

```

Listing C.15: test_lpf.m

```

1 write_file_bin_frac(fwr, 'x_data_in.txt', x);
2 current_dir = pwd();
3 cd(tbdir)
4 if pause_instead_of_execute_testbench
5     pause
6 else
7     system('./tblpf_--vcd=tblpf.vcd')
8     end
9     cd(current_dir);
10 x_int = double(x)*2^(x_frac_resolution);
11 y_int = double(y)*2^(y_frac_resolution);
12 y_cmp = read_file_bin(fwr, 'y_data_out.txt', true);
13 sum(y_cmp ~= y_int)
14 y_cmp(1:5)
15 y_int(1:5)

```

Listing C.16: run_testbench_cmd.m


```

1  if run_testbench
2      disp 'Running testbench'
3      write_file(fwr, 'f_desired.txt', f_desired, 0);
4      write_file(fwr, 'carrier_in.txt', double(input_sampled),
5                11);
6      write_file(fwr, 'adc_mux_in.txt', 3, 0);
7      baseband(baseband < 0) = 0;
8      discretization(discretization < 0) = 0;
9      current_dir = pwd();
10     cd(tbdir)
11     if pause_instead_of_execute_testbench
12         pause
13     else
14         system('./tbcostas --vcd=tbcostas.vcd');
15     end
16     cd(current_dir);
17     dop = read_file(fwr, 'op_out.txt');
18     lock= read_file(fwr, 'lock_out.txt');
19
20     disp 'Input specs: carrier rate, data rate, f_error'
21     f_input_carrier
22     f_data_rate
23     f_error
24     data_f_error
25
26     disp 'Matching samples with discretized output'
27     sum(dop == discretization)
28
29     figure;
30     t_p = 0:1/samples_per_bit:data_samples - (1/
31         samples_per_bit);
32     subplot(5,1,1), plot(t_p,baseband);axis([1 2 -1.5 1.5]);
33     xlim auto;
34
35     title('Baseband signal');
36     subplot(5,1,2), plot(t_p,discretization);axis([1 2 -1.5
37         1.5]);
38     xlim auto;
39
40     title('MATLAB simulation: Demodulated signal');
41     subplot(5,1,3), plot(t_p,dop);axis([1 2 -1.5 1.5]);
42     xlim auto;
43     if pause_instead_of_execute_testbench
44         title('Microsemi simulation: Demodulated signal');
45     else

```

```

43     title('GHDL_simulation:Demodulated_signal');
44 end
45
46 subplot(5,1,4), plot(t_p,markovop);axis([1 2 -1.5 1.5]);
47 xlim auto;
48 title('MATLAB_simulation:Lock_indicator');
49
50 subplot(5,1,5), plot(t_p,lock);axis([1 2 -1.5 1.5]);
51 xlim auto;
52 if pause_instead_of_execute_testbench
53     title('Microsemi_simulation:Lock_indicator');
54 else
55     title('GHDL_simulation:Lock_indicator');
56 end
57
58 end

```

Listing C.17: test_loopfilter.m

```

1 write_file_bin_frac(fwr, 'mult_error_op_in.txt', e);
2 current_dir = pwd();
3 cd(tbdir)
4 if pause_instead_of_execute_testbench
5     pause
6 else
7     system('./tbloopfilter--vcd=tbloopfilter.vcd')
8 end
9 cd(current_dir);
10 e_int = double(e)*2^(e_frac_resolution);
11 nco_e_int = double(nco_e)*2^(frequency_word_resolution);
12 nco_e_cmp = read_file_bin(fwr, 'f_word_out.txt', false);
13 sum(nco_e_int(1:end-1) ~= nco_e_cmp)
14 nco_e_int(1:5)
15 nco_e_cmp(1:5)
16 figure, subplot(211), plot(nco_e_int)
17 subplot(212), plot(nco_e_cmp)

```

Listing C.18: test_filter.m

```

1 n_total_test = fi_custom([],1,n_total_resolution,
2     n_total_frac_resolution);
3
4 for i = 1:length(t)
5     n_total_test = [n_total_test fi_custom(filter(loopfilter,
6         e_cmp_test(i)), 1, n_total_resolution,
7         n_total_frac_resolution)];
8
9 end

```

```
5 end
```

Listing C.19: fi_custom.m

```
1 function output = fi_custom( input, signed, resolution,
   fract_word_size )
2 %fi_custom Used for removing/enforcing fixed point by editing
   function
3     output = floor((input).*(2^fract_word_size)).*(2^-
   fract_word_size);
4 end
```

Listing C.20: runsim_data_only.m

```
1 %% Assist testbench without MATLAB simulation
2 clear;
3 close all;
4
5 set_nco_carrier_random_phase = true;
6 run_testbench = true;
7 run_virtualization = false;
8 feedback = true;
9 only_noise_input = true
10 gaussian_random_noise = true %False: uniform distribution
11 f_error_max = 1000;
12 f_errors_num = 3;
13 error_bits = 5;
14 data_samples = 10000;
15
16
17 f_error = randi([0 f_error_max], 1, f_errors_num);
18 data_f_error = [1,randi([3, data_samples-1], 1, f_errors_num
   -1)];
19
20 if isunix
21 if run_virtualization
22     tmdir='/home/prabhpreet/Documents/College/Notes/SEM8/
   DSPProject/Work/Libero/CostasLoop/simulation/';
23     pause_instead_of_execute_testbench=true;
24 else
25     tmdir='/home/prabhpreet/Documents/College/Notes/SEM8/
   DSPProject/Work/vhdl/';
26     pause_instead_of_execute_testbench = false;
27 end
28 elseif ispc
```

```
29     tbdir='P:\prabhpreet\Documents\College\Notes\SEM8\  
        DSPProject\Work_Libero\CostasLoop\simulation\';  
30     pause_instead_of_execute_testbench = true;  
31 end;  
32 %% Testbench object  
33 fwr = tbgen(tbdir);  
34 %% System clock  
35  
36 f_system = 512*10^3;  
37 f_sampling = f_system;  
38 t_s = 1/f_sampling;  
39  
40 %% Input  
41  
42 adc_resolution = 12;  
43 f_desired = randi([0 1]); %16kHz = 1  
44 if f_desired  
45     f_input_carrier = 16*10^3;  
46     f_data_rate = 4*10^3;  
47 else  
48     f_input_carrier = 8*10^3;  
49     f_data_rate = 2*10^3;  
50 end  
51 t_data_period = 1/f_data_rate;  
52 samples_per_bit = f_sampling/f_data_rate;  
53  
54 t = 0:t_s:(t_data_period*data_samples)-t_s;  
55  
56 data = randi(0:1, 1, data_samples);  
57 data(data == 0) = -1;  
58  
59 if set_nco_carrier_random_phase  
60     carrier_phase = rand(1)  
61 else  
62     carrier_phase = 0.0625  
63 end  
64  
65 baseband = [];  
66 carrier = [];  
67 f_error_current = 0;  
68 for i = 1:length(data)  
69     baseband = [baseband data(i).*ones(1,samples_per_bit)];  
70     if any(i == data_f_error)  
71         f_error_current = f_error(data_f_error==i);  
72     end;
```

```

73     carrier = [carrier sin(2*pi*(f_input_carrier+
       f_error_current)*t((i-1)*samples_per_bit+1:i*
       samples_per_bit) + 2*pi*carrier_phase)];
74
75 end
76
77 if only_noise_input
78     if gaussian_random_noise
79         input_noise = wgn(1,length(t),0);
80     else
81         input_noise = -1 + 2*randi(1, length(t));
82     end
83 else
84
85 input = (baseband.* carrier);
86 input_noise = bitnoise(input, adc_resolution, adc_resolution
    -1, error_bits);
87 end
88
89 input_sampled = bitnoise(input_noise, adc_resolution,
    adc_resolution-1, error_bits);
90 disp 'Running testbench'
91 write_file(fwr, 'f_desired.txt', f_desired, 0);
92 write_file(fwr, 'carrier_in.txt', double(input_sampled), 11);
93 write_file(fwr, 'adc_mux_in.txt', 3, 0);
94 baseband(baseband < 0) = 0;
95 current_dir = pwd();
96 cd(tbdir)
97 if pause_instead_of_execute_testbench
98     disp 'Paused. Press enter to continue'
99     pause
100 else
101     system('./tbcostas --vcd=tbcostas.vcd');
102 end
103 cd(current_dir);
104 dop = read_file(fwr, 'op_out.txt');
105 lock= read_file(fwr, 'lock_out.txt');
106
107 disp 'Input specs: carrier rate, data rate, f_error'
108 f_input_carrier
109 f_data_rate
110 f_error
111 data_f_error
112
113

```

```

114 figure;
115 t_p = 0:1/samples_per_bit:data_samples - (1/samples_per_bit);
116 subplot(3,1,1), plot(t_p,baseband);axis([1 2 -1.5 1.5]);
117 xlim auto;
118 title('Baseband_signal');
119
120 subplot(3,1,2), plot(t_p,dop);axis([1 2 -1.5 1.5]);
121 xlim auto;
122 if pause_instead_of_execute_testbench
123     title('Microsemi_simulation:Demodulated_signal');
124 else
125     title('GHDL_simulation:Demodulated_signal');
126 end
127
128 subplot(3,1,3), plot(t_p,lock);axis([1 2 -1.5 1.5]);
129 xlim auto;
130 if pause_instead_of_execute_testbench
131     title('Microsemi_simulation:Lock_indicator');
132 else
133     title('GHDL_simulation:Lock_indicator');
134 end

```

Listing C.21: bitnoise.m

```

1 function output = bitnoise(input, word_length, fract_length,
2     fract_noise_length)
3
4     shift = fract_length - fract_noise_length;
5     output = floor((input).*(2^shift)).*(2^-shift) + (randi
6         ([0 ((2^fract_noise_length) - 1)],1, length(input))
7         .*2^(-fract_length));
8
9 end

```

Listing C.22: tbgen.m

```

1 classdef tbgen < handle
2     %TBGEN Testbench generation class
3
4     properties
5         filedir
6     end
7
8     methods
9
10
11         function obj = tbgen(filedir)

```

```
12         obj.fileDir= fileDir;
13     end
14     function write_file(obj, filename, input, power_scale
15         )
16         fileID=fopen(strcat(obj.fileDir, filename), 'w');
17         fprintf(fileID, '%d\n', floor(input.*2^(
18             power_scale)));
19         fclose(fileID);
20     end
21     function op=read_file(obj, filename)
22         fileID = fopen(strcat(obj.fileDir,filename), 'r')
23         ;
24         output = fscanf(fileID, '%d\n');
25         op = output.';
26         fclose(fileID);
27     end
28
29     end
30
31 end
```

Appendix D

VHDL Code

Listing D.1: tbloopfilter.vhd

```
1  -- tbloopfilter.vhd
2
3  -- tbloopfilter.vhd
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7  use std.textio.all;
8
9  entity tbloopfilter is
10 end tbloopfilter;
11
12 architecture tbloopfilter_arch of tbloopfilter is
13     component loopfilter is
14         port(clk, reset: in std_logic;
15             x_in:in signed(61 downto 0);
16             f_desired: in std_logic;
17             f_word_output: out unsigned(14 downto 0));
18     end component;
19
20
21     --TB only:
22     constant t: time := 3906200 ps; --time period of 64khz,
23         to gen 64khz clock
24     signal clk, reset: std_logic;
25     signal mult_error_op: signed(61 downto 0);
26     signal f_desired: std_logic;
27     signal f_word_output: unsigned(14 downto 0);
```



```
27  --for all : nco_input_multiplier use entity work.  
    nco_input_multiplier;  
28  
29  begin  
30  M0:f_desired <= '0';  
31  R0:loopfilter port map(clk, reset, mult_error_op,f_desired,  
    f_word_output);  
32  
33  TB:process  
34  file mult_error_op_in: text open read_mode is "  
    mult_error_op_in.txt";  
35  file f_word_out: text open write_mode is "f_word_out.txt"  
    ;  
36  
37  variable l:line;  
38  variable mult_error_op_bit_vector: bit_vector(  
    mult_error_op'range);  
39  variable i:integer;  
40  begin  
41  
42  reset <= '0';  
43  wait for t/2;  
44  reset <= '1';  
45  clk <= '1';  
46  wait for t/2;  
47  reset <= '0';  
48  clk <= '0';  
49  wait for t/2;  
50  while not endfile(mult_error_op_in) loop  
51  readline(mult_error_op_in, l);  
52  read(l, mult_error_op_bit_vector);  
53  mult_error_op <= signed(to_stdlogicvector(  
    mult_error_op_bit_vector));  
54  wait for t/3;  
55  clk <= '0';  
56  wait for t/3;  
57  write(l, to_bitvector(std_ulogic_vector(f_word_output  
    )));  
58  writeline(f_word_out, l);  
59  clk <= '1';  
60  wait for t/3;  
61  end loop;  
62  report "End_simulation" severity failure;  
63  end process;  
64
```

```
65 end tbloopfilter_arch;
```

Listing D.2: loopfilter.vhd

```

1  -- loopfilter.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity loopfilter is
8      port(clk, reset: in std_logic;
9           x_in:in signed(61 downto 0);
10          f_desired: in std_logic;
11          f_word_output: out unsigned(14 downto 0));
12 end loopfilter;
13
14
15 architecture loopfilter_arch of loopfilter is
16     --Bit shift by 4 bits.
17     constant taps: integer := 1;
18     constant x_coeff_length : integer := 16;
19     constant x_coeff_frac_length: integer := 15;
20     constant x_frac_length: integer := 52;
21     signal total_sum: signed(x_in'length + x_coeff_length-1
22         downto 0);
23     signal f_desired_word: signed(total_sum'range);
24     constant y_frac_length: integer := x_coeff_frac_length +
25         x_frac_length;
26     constant f_word_frac_length: integer := f_word_output'
27         length -1;
28
29     component dffregister is
30         generic (word_size: integer);
31         port(clk, reset: in std_logic;
32             d:in signed(word_size-1 downto 0);
33             reset_word: in signed(word_size-1 downto 0);
34             q:out signed(word_size-1 downto 0));
35     end component;
36
37     component fpresizer is
38         generic(a_adsize, a_bdsz, b_adsize, b_bdsz: integer);
39         port(a: in signed(a_adsize+a_bdsz -1 downto 0);
40             b: out signed(b_adsize + b_bdsz-1 downto 0));
41     end component;

```

```

40
41
42 type x_word_array is array(taps downto 0) of signed(x_in'
    range);
43 type x_coeff_array is array(taps downto 0) of signed(
    x_coeff_length-1 downto 0);
44 type x_mult_array is array(taps downto 0) of signed(
    x_coeff_length+x_in'length -1 downto 0);
45
46
47 constant x_coeffs: x_coeff_array := ("1111111010111011",
    0000000101000111");
48
49 signal x_words: x_word_array;
50 signal y_words, x_y_sum_arr: signed(total_sum'range);
51 signal x_mult_words, x_sum_words: x_mult_array;
52 signal f_word: signed(f_word_output'range);
53 constant f_word_plus_one: signed(f_word_output'range) :=
    ('0', others => '1');
54 begin
55     X_GEN_DFF_SHIFT: for i in 0 to taps generate
56         X_INPUT: if i = 0 generate
57             T0:dffregister
58                 generic map(word_size => x_in'length)
59                 port map(clk, reset, x_in, (others => '0'), x_words
                    (i));
60         end generate X_INPUT;
61
62         X_SHIFT_REGS: if i > 0 generate
63             TX: dffregister
64                 generic map(word_size => x_in'length)
65                 port map(clk, reset, x_words(i-1),(others => '0'),
                    x_words(i));
66         end generate X_SHIFT_REGS;
67
68     end generate X_GEN_DFF_SHIFT;
69
70     FD: f_desired_word <= (62=> '1', others => '0') when
        f_desired = '1' else (61=> '1', others => '0');
71     T0:dffregister
72         generic map(word_size => total_sum'length)
73         port map(clk, reset, total_sum, f_desired_word ,
            y_words);
74
75     X_GEN_MULT: for i in 0 to taps generate

```

```

76     MX: x_mult_words(i) <= x_words(i) * x_coeffs(i);
77   end generate X_GEN_MULT;
78
79   X_GEN_SUM: for i in 0 to taps generate
80     X_SUM_0: if i = 0 generate
81       S0: x_sum_words(0) <= x_mult_words(0);
82     end generate X_SUM_0;
83
84     X_SUM_ELSE: if i > 0 generate
85       SX: x_sum_words(i) <= x_sum_words(i-1) + x_mult_words
           (i);
86     end generate X_SUM_ELSE;
87   end generate X_GEN_SUM;
88
89   X_Y_SUM: fpresizer
90     generic map(a_adsize =>(x_in'length -
           x_frac_length)+(x_coeff_length -
           x_coeff_frac_length),
91               a_bdsizes=> (x_frac_length+
           x_coeff_frac_length),
92               b_adsize=> (total_sum'length -
           y_frac_length),
93               b_bdsizes=> y_frac_length )
94     port map(x_sum_words(taps), x_y_sum_arr);
95
96   GEN_Y:total_sum <= y_words + x_y_sum_arr;
97   f_word(f_word'length -1 downto 0) <= total_sum(
           y_frac_length-1 downto y_frac_length-
           f_word_frac_length-1);
98   f_word_output <= unsigned(f_word) when f_word(f_word'
           length-1) = '0' else
99               unsigned(f_word + f_word_plus_one)
           when f_word(f_word'length-1) =
           '1';
100
101
102 end loopfilter_arch;

```

Listing D.3: tbcарlock_lpf.vhd

```

1  --tbcарlock_lpf.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6

```

```
7 entity tbcарlock_lpf is
8 end tbcарlock_lpf;
9
10 architecture tbcарlock_lpf_arch of tbcарlock_lpf is
11     constant t: time := 3906200 ps; --time period of 64khz, to
12         gen 64khz clock
13     component carlock_lpf is
14         port(clk,reset: in std_logic;
15             filter_in: in signed(11 downto 0);
16             filter_out: out signed(42 downto 0));
17     end component;
18     signal clk,reset: std_logic;
19     signal filter_in: signed(11 downto 0);
20     signal filter_out:signed(42 downto 0);
21 begin
22     C0: carlock_lpf port map(clk,reset, filter_in,filter_out);
23
24     tb:process
25         file f_filter_in: text open read_mode is "f_filter_in.txt
26             ";
27         file f_filter_out: text open write_mode is "f_filter_out.
28             txt";
29
30         variable l:line;
31         variable filter_in_vector: bit_vector(filter_in'range);
32
33     begin
34         reset <= '0';
35         clk <= '0';
36         wait for t/2;
37         reset <= '1';
38         wait for t/2;
39         reset <= '0';
40         wait for t/2;
41         while not endfile(f_filter_in) loop
42             readline(f_filter_in, l);
43             read(l,filter_in_vector);
44             filter_in <= signed(to_stdlogicvector(filter_in_vector)
45                 );
46             wait for t/2;
47             clk <= '1';
48             wait for t/2;
49             clk <= '0';
50
51             write(l, to_bitvector(std_logic_vector(filter_out)));
```

```

48     writeline(f_filter_out, 1);
49
50     end loop;
51     report "End_simulation" severity failure;
52 end process;
53
54
55 end tbcарlock_lpf_arch;

```

Listing D.4: carlock_square_truncate.vhd

```

1  --carlock_square_truncate.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity carlock_square_truncate is
7      port(raw_op_sin,raw_op_cos: in signed(30 downto 0); --Q5
           .26
8          filter_in: out signed(11 downto 0)); --Q2.10
9  end entity;
10
11 architecture carlock_square_truncate_arch of
    carlock_square_truncate is
12     signal sin_input_truncation, cos_input_truncation: signed(7
           downto 0); --Q1.7 from Q5.26
13     signal sin_squared_output_untruncated,
           cos_squared_output_untruncated: signed(15 downto 0); --
           Q2.14
14     signal sin_squared_output_truncated,
           cos_squared_output_truncated: signed(11 downto 0);
15     component fptruncate is
16         generic(a_adsize, a_bdsiize, b_adsize, b_bdsiize: integer);
17         port(a: in signed(a_adsize+a_bdsiize -1 downto 0);
18             b: out signed(b_adsize + b_bdsiize-1 downto 0));
19     end component;
20 begin
21     IP_TRUNC_SIN: fptruncate
22         generic map(a_adsize => 5, a_bdsiize => 26, b_adsize => 1,
           b_bdsiize => 7)
23         port map(raw_op_sin, sin_input_truncation);
24
25     IP_TRUNC_COS: fptruncate
26         generic map(a_adsize => 5, a_bdsiize => 26, b_adsize => 1,
           b_bdsiize => 7)
27         port map(raw_op_cos, cos_input_truncation);

```

```

28
29
30 --input_truncation <= raw_op_sin(26 downto 19);
31 SQ_SIN:sin_squared_output_untruncated <=
    sin_input_truncation*sin_input_truncation;
32 SQ_COS:cos_squared_output_untruncated <=
    cos_input_truncation*cos_input_truncation;
33
34
35 --filter_in <= squared_output_untruncated(15 downto 4);
36 SQ_TRUNC_SIN: fptruncate
37     generic map(a_adsize=> 2, a_bdsize=> 14, b_adsize=>2,
38         b_bdsize=> 10)
39     port map(sin_squared_output_untruncated,
40         sin_squared_output_truncated);
41 SQ_TRUNC_COS: fptruncate
42     generic map(a_adsize=> 2, a_bdsize=> 14, b_adsize=>2,
43         b_bdsize=> 10)
44     port map(cos_squared_output_untruncated,
45         cos_squared_output_truncated);
46
47 DIFF_GEN: filter_in <= sin_squared_output_truncated -
48     cos_squared_output_truncated;
49
50 end carlock_square_truncate_arch;

```

Listing D.5: tbcарlock_state_machine.vhd

```

1 --tbcарlock_state_machine.vhd
2 library ieee;
3 use ieee.std_logic_1164.all;
4 use ieee.numeric_std.all;
5 use std.textio.all;
6
7 entity tbcарlock_state_machine is
8 end tbcарlock_state_machine;
9
10 architecture tbcарlock_state_machine_arch of
11     tbcарlock_state_machine is
12     constant t: time := 3906200 ps; --time period of 64khz, to
13         gen 64khz clock
14     component carlock_state_machine is
15     port(carlock_lpf_op:in signed(42 downto 0); --Q5.11
16         clk, reset: in std_logic;
17         lock: out std_logic);
18     end component;

```

```
17 signal clk, reset, lock: std_logic;
18 signal carlock_lpf_op: signed(42 downto 0);
19 begin
20 C0: carlock_state_machine port map(carlock_lpf_op, clk,
    reset, lock);
21
22 tb: process
23     file f_carlock_lpf_op_in: text open read_mode is "
    f_carlock_lpf_op_in.txt";
24     file f_lock_out: text open write_mode is "f_lock_out.txt"
    ;
25
26     variable l: line;
27     variable carlock_lpf_op_vector: bit_vector(carlock_lpf_op
    'range);
28
29     begin
30         reset <= '0';
31         clk <= '0';
32         wait for t/2;
33         reset <= '1';
34         wait for t/2;
35         reset <= '0';
36         wait for t/2;
37         while not endfile(f_carlock_lpf_op_in) loop
38             readline(f_carlock_lpf_op_in, l);
39             read(l, carlock_lpf_op_vector);
40             carlock_lpf_op <= signed(to_stdlogicvector(
    carlock_lpf_op_vector));
41
42             wait for t/2;
43             clk <= '1';
44             wait for t/2;
45             clk <= '0';
46             write(l, to_bit(lock));
47             writeline(f_lock_out, l);
48
49             end loop;
50             report "End_simulation" severity failure;
51         end process;
52
53
54 end tbcarlock_state_machine_arch;
```

Listing D.6: carlock_state_machine.vhd


```

1  --carlock_state_machine.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  -- Moore machine: OP doesn't depend directly on input
7  entity carlock_state_machine is
8      port(carlock_lpf_op:in signed(42 downto 0); --Q5.11
9          clk, reset: in std_logic;
10         lock: out std_logic);
11  end carlock_state_machine;
12
13  architecture carlock_state_machine_arch of
14      carlock_state_machine is
15      type carlock_state_type is (s0,s1,s2,s3);
16      signal carlock_state: carlock_state_type;
17      signal threshold_signal: boolean;
18
19      constant threshold: signed(carlock_lpf_op'range):= "
20          00000000000000000000000011100000000000000000000";
21  -- := "000000000000000000000000101000001010110101101111";
22  begin
23      STATE_CHANGE:process(reset, clk, carlock_lpf_op)
24      begin
25          if (reset = '1') then
26              carlock_state <= s0;
27          elsif rising_edge(clk) then
28              if threshold_signal = true then
29                  case carlock_state is
30                      when s0 =>
31                          carlock_state <= s1;
32                      when s1 =>
33                          carlock_state <= s2;
34                      when s2 =>
35                          carlock_state <= s2;
36                      when s3 =>
37                          carlock_state <= s2;
38                  end case;
39              elsif threshold_signal = false then
40                  case carlock_state is
41                      when s0 =>
42                          carlock_state <= s0;
43                      when s1 =>
44                          carlock_state <= s0;
45                      when s2 =>

```

```

44         carlock_state <= s3;
45         when s3 =>
46             carlock_state <= s0;
47         end case;
48
49     end if;
50 end if;
51 end process;
52
53 THRESH: threshold_signal <= carlock_lpf_op > threshold;
54
55 STATE_BASED_OP: with carlock_state select lock <=
56     '0' when s0,
57     '0' when s1,
58     '1' when s2,
59     '1' when s3;
60
61 end carlock_state_machine_arch;

```

Listing D.7: tbcарlock_square_truncate.vhd

```

1  --tbcарlock_square_truncate.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity tbcарlock_square_truncate is
8  end tbcарlock_square_truncate;
9
10 architecture tbcарlock_square_truncate_arch of
11     tbcарlock_square_truncate is
12     constant t: time := 3906200 ps; --time period of 64khz, to
13         gen 64khz clock
14     component carlock_square_truncate is
15         port(raw_op_sin,raw_op_cos: in signed(30 downto 0); --Q5
16             .26
17             filter_in: out signed(11 downto 0)); --Q2.10
18     end component;
19     signal raw_op_sin,raw_op_cos:signed(30 downto 0);
20     signal filter_in:signed(11 downto 0); --Q2.10
21 begin
22     C0: carlock_square_truncate port map(raw_op_sin,raw_op_cos,
23         filter_in);
24
25     tb:process

```

```

22     file f_raw_op_sin_in: text open read_mode is "
        f_raw_op_sin_in.txt";
23     file f_raw_op_cos_in: text open read_mode is "
        f_raw_op_cos_in.txt";
24     file f_filter_in: text open write_mode is "f_filter_in.
        txt";
25
26     variable l:line;
27     variable raw_op_sin_vector: bit_vector(raw_op_sin'range);
28     variable raw_op_cos_vector: bit_vector(raw_op_cos'range);
29
30     begin
31
32     wait for t;
33     while not endfile(f_raw_op_sin_in) loop
34         readline(f_raw_op_sin_in, l);
35         read(l,raw_op_sin_vector);
36         raw_op_sin <= signed(to_stdlogicvector(
            raw_op_sin_vector));
37         readline(f_raw_op_cos_in, l);
38         read(l,raw_op_cos_vector);
39         raw_op_cos <= signed(to_stdlogicvector(
            raw_op_cos_vector));
40         wait for t;
41         write(l, to_bitvector(std_logic_vector(filter_in)));
42         writeline(f_filter_in, l);
43
44     end loop;
45     report "End_simulation" severity failure;
46     end process;
47
48
49 end tbcарlock_square_truncate_arch;

```

Listing D.8: tbcарlock.vhd

```

1  --tbcарlock.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity tbcарlock is
8  end tbcарlock;
9
10 architecture tbcарlock_arch of tbcарlock is

```

```

11  constant t: time := 3906200 ps; --time period of 64khz, to
    gen 64khz clock
12  component carlock is
13  port(clk, reset: in std_logic;
14        raw_op_sin,raw_op_cos:in signed(30 downto 0);
15        lock: out std_logic);
16  end component;
17  signal clk, reset,lock: std_logic;
18  signal raw_op_sin,raw_op_cos:signed(30 downto 0);
19  begin
20  C0: carlock port map(clk, reset, raw_op_sin,raw_op_cos,
    lock);
21
22  tb:process
23  file f_raw_op_sin_in: text open read_mode is "
    f_raw_op_sin_in.txt";
24  file f_raw_op_cos_in: text open read_mode is "
    f_raw_op_cos_in.txt";
25  file f_lock_out: text open write_mode is "f_lock_out.txt"
    ;
26
27  variable l:line;
28  variable raw_op_sin_vector: bit_vector(raw_op_sin'range);
29  variable raw_op_cos_vector: bit_vector(raw_op_cos'range);
30
31  begin
32  reset <= '0';
33  clk <= '0';
34  wait for t/2;
35  reset <= '1';
36  wait for t/2;
37  reset <= '0';
38  wait for t/2;
39  while not endfile(f_raw_op_sin_in) loop
40  readline(f_raw_op_sin_in, l);
41  read(l,raw_op_sin_vector);
42  raw_op_sin <= signed(to_stdlogicvector(
    raw_op_sin_vector));
43
44  readline(f_raw_op_cos_in, l);
45  read(l,raw_op_cos_vector);
46  raw_op_cos <= signed(to_stdlogicvector(
    raw_op_cos_vector));
47  wait for t/2;
48  clk <= '1';

```

```
49     wait for t/2;
50     clk <= '0';
51     write(1, to_bit(lock));
52     writeline(f_lock_out, 1);
53
54     end loop;
55     report "End_simulation" severity failure;
56 end process;
57
58
59 end tbcарlock_arch;
```

Listing D.9: carlock.vhd

```
1  --carlock.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity carlock is
7      port(clk, reset: in std_logic;
8           raw_op_sin, raw_op_cos: in signed(30 downto 0);
9           lock: out std_logic);
10 end carlock;
11
12
13 architecture carlock_arch of carlock is
14
15     component carlock_square_truncate
16         port(raw_op_sin, raw_op_cos: in signed(30 downto 0);
17             filter_in: out signed(11 downto 0));
18     end component;
19
20     component carlock_lpf is
21         port(clk, reset: in std_logic;
22             filter_in: in signed(11 downto 0);
23             filter_out: out signed(42 downto 0));
24     end component;
25
26     component carlock_state_machine is
27         port(carlock_lpf_op: in signed(42 downto 0);
28             clk, reset: in std_logic;
29             lock: out std_logic);
30     end component;
31
32     signal filter_in: signed(11 downto 0);
```

```

33   signal filter_out: signed(42 downto 0);
34 begin
35   TRUNCATE: carlock_square_truncate port map(raw_op_sin,
        raw_op_cos, filter_in);
36   LPF: carlock_lpf port map(clk,reset,filter_in, filter_out);
37   STATEMACHINE: carlock_state_machine port map(filter_out,
        clk, reset, lock);
38
39 end carlock_arch;

```

Listing D.10: carlock_lpf.vhd

```

1  -- carlock_lpf.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity carlock_lpf is
7      port(clk,reset: in std_logic;
8           filter_in: in signed(11 downto 0);
9           filter_out: out signed(42 downto 0));
10 end carlock_lpf;
11
12
13 architecture carlock_lpf_arch of carlock_lpf is
14     component dffregister is
15         generic (word_size: integer);
16         port(clk, reset: in std_logic;
17              d:in signed(word_size-1 downto 0);
18              reset_word: in signed(word_size-1 downto 0);
19              q:out signed(word_size-1 downto 0));
20     end component;
21
22     component fpresizer is
23         generic(a_adsize, a_bdsz, b_adsize, b_bdsz: integer);
24         port(a: in signed(a_adsize+a_bdsz -1 downto 0);
25              b: out signed(b_adsize + b_bdsz-1 downto 0));
26     end component;
27
28     component fptruncate is
29         generic(a_adsize, a_bdsz, b_adsize, b_bdsz: integer);
30         port(a: in signed(a_adsize+a_bdsz -1 downto 0);
31              b: out signed(b_adsize + b_bdsz-1 downto 0));
32     end component;
33
34     --TODO:Constants to adjust

```

```

35 constant input_frac_length:integer := 10;
36 constant output_frac_length: integer := 11;
37 constant order:integer := 2;
38 constant a_coeffs_length:integer := 16;
39 constant a_coeffs_frac_length:integer := 14;
40 constant b_coeffs_length:integer := 16;
41 constant b_coeffs_frac_length:integer := 14;
42 constant word_length:integer := 25;
43 constant word_frac_length:integer := 6;
44 constant b_sum_length:integer := filter_out'length;
45 constant b_sum_frac_length:integer := 20;
46
47 type word_array is array(order downto 0) of signed(
48     word_length-1 downto 0);
49 type a_coeff_array is array(order downto 1) of signed(
50     a_coeffs_length-1 downto 0);
51 type b_coeff_array is array(order downto 0) of signed(
52     b_coeffs_length-1 downto 0);
53 type a_word_mult_array is array(order downto 1) of signed(
54     a_coeffs_length+word_length -1 downto 0);
55 type b_word_mult_array is array(order downto 0) of signed(
56     b_coeffs_length+word_length-1 downto 0);
57 type b_word_sum_array is array(order downto 0) of signed(
58     b_sum_length -1 downto 0);
59 --TODO:Array constants
60 constant a_coeffs: a_coeff_array := ("1100000011000111",
61     "0111111100111000"); --TODO:Make them negative
62 constant b_coeffs: b_coeff_array := ("0100000000000000",
63     "1000000001111011", "0100000000000000");
64
65 --Signals
66 signal words, a_word_mult_truncate, a_word_mult_truncated,
67     a_word_mult_sum: word_array;
68 signal a_word_mult: a_word_mult_array;
69 signal b_word_mult: b_word_mult_array;
70 signal b_word_sum, b_word_mult_resized: b_word_sum_array;
71 signal filter_in_resized: signed(word_length-1 downto 0);
72
73 --TODO: Input modified signals, see todo at Input resize
74 signal filter_in_expanded: signed((word_length-
75     word_frac_length)+(input_frac_length)-1 downto 0);
76
77 begin
78     --Input register (for proper reset operation)
79     --Input resize

```

```

70  --TODO: See range, and use fprezier and fptruncate
      accordingly
71  IP_EXPAND_RESIZE: fpresizer
72    generic map(a_adsize => filter_in'length -
      input_frac_length,
73      a_bdsz => input_frac_length,
74      b_adsize => word_length-word_frac_length,
75      b_bdsz => input_frac_length)
76    port map(filter_in, filter_in_expanded);
77
78  IP_TRUNCATE_RESIZE: fptruncate
79    generic map(a_adsize => word_length-word_frac_length,
80      a_bdsz => input_frac_length,
81      b_adsize => word_length-word_frac_length,
82      b_bdsz => word_frac_length)
83    port map(filter_in_expanded, filter_in_resized);
84  --Words shifting, f/f initialization
85  WORDS_GEN: for i in 1 to order generate
86
87    W_INPUT: if i=1 generate
88      W1: dffregister
89        generic map(word_size => word_length)
90        port map(clk, reset, a_word_mult_sum(0), (others
          =>'0'), words(1));
91    end generate W_INPUT;
92
93    W_ELSE: if i > 1 generate
94      WX: dffregister
95        generic map(word_size => word_length)
96        port map(clk, reset, words(i-1), (others=> '0'),
          words(i));
97    end generate W_ELSE;
98  end generate WORDS_GEN;
99
100  --Word multiplication
101  A_COEFFS_MULT: for i in 1 to order generate
102    ACMX: a_word_mult(i) <= a_coeffs(i)*words(i);
103  end generate A_COEFFS_MULT;
104
105  --Word addition into acc, with A_COEFFS_MULT truncation
106  A_WORD_MULT_SUM_GEN: for i in 0 to order generate
107    AMSG_TRUNC_GEN: if i > 0 generate
108      ACMTRUNCX: fptruncate
109      generic map(
110        a_adsize => a_coeffs_length+word_length-

```



```

111         a_coefs_frac_length-word_frac_length,
           a_bdsizes => a_coefs_frac_length+
           word_frac_length,
112         b_adsize => word_length-word_frac_length,
113         b_bdsizes => word_frac_length)
114     port map(a_word_mult(i), a_word_mult_truncated(i));
115 end generate AWMSG_TRUNC_GEN;
116
117 AWMSG_INPUT: if i=0 generate
118     AWM0: a_word_mult_sum(0) <= a_word_mult_sum(1) +
           filter_in_resized;
119 end generate AWMSG_INPUT;
120
121 AWMSG_ORDER: if i=order generate
122     AWM0: a_word_mult_sum(order) <= a_word_mult_truncated(
           order);
123 end generate AWMSG_ORDER;
124
125
126 AWMSG_ELSE: if i > 0 and i < order generate
127     AWMX: a_word_mult_sum(i) <= a_word_mult_sum(i+1) +
           a_word_mult_truncated(i);
128 end generate AWMSG_ELSE;
129
130 end generate A_WORD_MULT_SUM_GEN;
131
132
133
134 --RHS mult
135 B_COEFFS_MULT: for i in 0 to order generate
136     BCM_INPUT: if i=0 generate
137         BCM0: b_word_mult(0) <= b_coefs(0)*a_word_mult_sum(0);
138     end generate BCM_INPUT;
139
140     BCM_ELSE: if i > 0 generate
141         BCMX: b_word_mult(i) <= b_coefs(i)*words(i);
142     end generate BCM_ELSE;
143 end generate B_COEFFS_MULT;
144
145 --RHS add
146 B_WORD_MULT_SUM_GEN: for i in 0 to order generate
147     BWSRESIZERX: fpresizer
148     generic map(
149         a_adsize => b_coefs_length+word_length-
           b_coefs_frac_length-word_frac_length,

```

```

150         a_bdsizes => b_coeffs_frac_length +
                word_frac_length,
151         b_adsize => b_sum_length-b_sum_frac_length,
152         b_bdsizes => b_sum_frac_length)
153     port map(b_word_mult(i), b_word_mult_resized(i));
154
155
156     BWMS0: if i=order generate
157         BWMS0: b_word_sum(order) <= b_word_mult_resized(order);
158     end generate BWMS0;
159
160     BWMS_ELSE: if i < order generate
161         BWMSX: b_word_sum(i) <= b_word_sum(i+1) +
                b_word_mult_resized(i);
162     end generate BWMS_ELSE;
163
164 end generate B_WORD_MULT_SUM_GEN;
165
166 --output
167 OUTPUT_GEN: filter_out <= b_word_sum(0);
168
169 end carlock_lpf_arch;

```

Listing D.11: pa.vhd

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity pa is
6     generic (fword_width, accsum_width: integer);
7     port (clk, reset: in std_logic;
8         fword: in unsigned(fword_width-1 downto 0);
9         accsum: out unsigned(accsum_width-1 downto 0));
10 end pa;
11
12 architecture pa_beh of pa is
13 begin
14     process(reset,clk)
15         variable count: unsigned(accsum_width-1 downto 0);
16     begin
17         if reset = '1' then
18             --reset the variable
19             count := (others=> '0');
20         elsif rising_edge(clk) then
21             --increase counter of accumulator

```

```
22     count := count + fword;
23     end if;
24     accsum <= count;
25 end process;
26 end architecture;
```

Listing D.12: tbnco.vhd

```
1  -- testbench.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity tbnco is
8  end tbnco;
9
10
11 architecture test_nco of tbnco is
12     component nco is
13     port(clk, reset: in std_logic;
14     fword: in unsigned(14 downto 0);
15     op_sin: out signed(4 downto 0);
16     op_cos: out signed(4 downto 0));
17     end component;
18
19     signal clk, reset: std_logic;
20     signal fword: unsigned(14 downto 0);
21     signal op_sin: signed(4 downto 0);
22     signal op_cos: signed(4 downto 0);
23     constant t: time := 3906200 ps; --time period of 64khz,
24         to gen 64khz clock
25 begin
26
27
28     R0: nco port map (clk, reset, fword, op_sin, op_cos);
29
30     R1: process
31         variable i, runs: integer;
32         file data_out_sin: text open write_mode is "tbncosin.
33             txt";
34         file data_out_cos: text open write_mode is "tbncocos.
35             txt";
36
37         variable l: line;
```

```

36     begin
37         reset <= '1';
38         wait for t;
39         reset <= '0';
40
41         for i in 0 to (2**fword'length)-1 loop
42             fword <= to_unsigned(i, fword'length);
43             for runs in 0 to 255 loop
44                 clk <= '0';
45                 wait for t/2;
46                 clk <= '1';
47                 wait for t/2;
48                 write(1, to_integer(op_sin));
49                 writeline(data_out_sin, 1);
50                 write(1, to_integer(op_cos));
51                 writeline(data_out_cos, 1);
52             end loop;
53
54         end loop;
55         report "End_simulation" severity failure;
56     end process;
57
58 end test_nco;

```

Listing D.13: nco.vhd

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity nco is
6  port(clk, reset: in std_logic;
7       fword: in unsigned(14 downto 0);
8       op_sin: out signed(4 downto 0);
9       op_cos: out signed(4 downto 0));
10 end entity;
11
12 architecture nco_arch of nco is
13
14     component pa is
15         generic (fword_width, accsum_width: integer);
16         port(clk, reset: in std_logic;
17             fword: in unsigned(fword_width-1 downto 0);
18             accsum: out unsigned(accsum_width-1 downto 0));
19     end component;
20

```

```

21
22 component pac is
23     port(accsum: in unsigned(14 downto 0);
24           op_sin: out signed(4 downto 0));
25 end component;
26
27 signal connector, phase_shifted_connector: unsigned(14 downto
    0);
28 constant fword_width:integer := fword'length;
29 constant accsum_width:integer := 15;
30 constant phase_shift: unsigned(accsum_width-1 downto 0) :=
    to_unsigned((2**(accsum_width-2))-1, accsum_width);
31 begin
32     -- link signal to MSBs of variable
33     R0: pa generic map(fword_width=>fword_width, accsum_width
        => accsum_width)port map(clk, reset, fword, connector)
        ;
34     R1: pac port map(connector, op_sin);
35     phase_shifted_connector <= connector + phase_shift;
36     R2: pac port map(phase_shifted_connector, op_cos);
37 end nco_arch;

```

Listing D.14: tblpf.vhd

```

1  --tblpf.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity tblpf is
8  end tblpf;
9
10 architecture tblpf_arch of tblpf is
11     component lpf is
12         port(clk, reset: in std_logic;
13              x_in: in signed(16 downto 0);
14              y_out: out signed(30 downto 0));
15     end component;
16
17     signal clk, reset: std_logic;
18     signal x_in: signed(16 downto 0);
19     signal y_out: signed(30 downto 0);
20     constant t: time := 3906200 ps; --time period of 64khz, to
        gen 64khz clock
21

```

```

22  --for all : nco_input_multiplier use entity work.
    nco_input_multiplier;
23
24  begin
25
26  R0:lpf port map(clk, reset, x_in, y_out);
27
28  R1:process
29    file x_data_in: text open read_mode is "x_data_in.txt";
30    file y_data_out: text open write_mode is "y_data_out.txt"
    ;
31
32    variable l:line;
33    variable i:integer;
34    variable x_in_bit_vector: bit_vector(x_in'range);
35
36    begin
37      reset <= '1';
38      wait for t/2;
39      reset <= '0';
40      clk <= '0';
41      wait for t/2;
42      while not endfile(x_data_in) loop
43        readline(x_data_in, l);
44        read(l, x_in_bit_vector);
45        x_in <= signed(to_stdlogicvector(x_in_bit_vector));
46        clk <= '1';
47        wait for t/2;
48        clk <= '0';
49        wait for t/2;
50        write(l, to_bitvector(std_logic_vector(y_out)));
51        writeline(y_data_out, l);
52        wait for t;
53      end loop;
54      report "End_simulation" severity failure;
55    end process;
56 end tblpf_arch;

```

Listing D.15: lpf.vhd

```

1  -- lpf.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity lpf is

```

```
7   port(clk, reset: in std_logic;
8     x_in: in signed(16 downto 0);
9     y_out: out signed(30 downto 0));
10  end lpf;
11
12  architecture lpf_arch of lpf is
13    --Bit shift by 4 bits.
14    constant taps: integer := 3;
15    constant x_coeff_length : integer := 15;
16    constant x_coeff_frac_length: integer := 14;
17    constant y_coeff_length : integer := 16;
18    constant y_coeff_frac_length: integer := 13;
19    constant x_frac_length: integer := 15;
20    constant y_frac_length: integer := 26;
21
22
23
24    component dffregister is
25      generic (word_size: integer);
26      port(clk, reset: in std_logic;
27        d:in signed(word_size-1 downto 0);
28        reset_word: in signed(word_size-1 downto 0);
29        q:out signed(word_size-1 downto 0));
30    end component;
31
32    component fpresizer is
33      generic(a_adsize, a_bdsize, b_adsize, b_bdsize: integer);
34      port(a: in signed(a_adsize+a_bdsize -1 downto 0);
35        b: out signed(b_adsize + b_bdsize-1 downto 0));
36    end component;
37
38
39    type x_word_array is array(taps downto 0) of signed(x_in'
40      range);
41    type x_coeff_array is array(taps downto 0) of signed(
42      x_coeff_length-1 downto 0);
43
44    type y_word_array is array(taps-1 downto 0) of signed(y_out
45      'range);
46    type y_coeff_array is array(taps-1 downto 0) of signed(
47      y_coeff_length-1 downto 0);
48
49    type x_mult_array is array(taps downto 0) of signed(
50      x_coeff_length+x_in'length -1 downto 0);
51    type one_less_sum_array is array(taps-1 downto 0) of signed
```

```

        (y_coeff_length+y_out'length -1 downto 0);
47
48 constant x_coeffs: x_coeff_array := ("000000000101011",
    11111111010110", "11111111010110", "000000000101011");
49 constant y_coeffs: y_coeff_array := ("0001110001000001",
    1010011110111001", "0101110000000101");
50
51 signal x_words: x_word_array;
52 signal y_words: y_word_array;
53 signal x_mult_words, x_sum_words: x_mult_array;
54 signal x_m0, x_m1, x_m2, x_m3, x_s0, x_s1, x_s2, x_sum:
    signed(x_coeff_length+x_in'length -1 downto 0);
55 signal x_y_sum_arr: signed(y_coeff_length+y_out'length -1
    downto 0);
56 signal y_mult_words, y_sum_words: one_less_sum_array;
57 signal sum_y, total_sum: signed(y_coeff_length+y_out'length
    -1 downto 0);
58 signal y_sum_out: signed(y_out'range);
59
60
61 begin
62     X_GEN_DFF_SHIFT: for i in 0 to taps generate
63         X_INPUT: if i = 0 generate
64             T0:dffregister
65                 generic map(word_size => x_in'length)
66                 port map(clk, reset, x_in, (others => '0'), x_words
                    (i));
67         end generate X_INPUT;
68
69         X_SHIFT_REGS: if i > 0 generate
70             TX: dffregister
71                 generic map(word_size => x_in'length)
72                 port map(clk, reset, x_words(i-1), (others => '0'),
                    x_words(i));
73         end generate X_SHIFT_REGS;
74
75     end generate X_GEN_DFF_SHIFT;
76
77     Y_GEN_DFF_SHIFT: for i in 0 to taps-1 generate
78         Y_INPUT: if i = 0 generate
79             T9:dffregister
80                 generic map(word_size => y_out'length)
81                 port map(clk, reset, y_sum_out, (others => '0'),
                    y_words(i));
82         end generate Y_INPUT;

```



```

83
84     Y_SHIFT_REGS: if i > 0 generate
85     TX: dffregister
86         generic map(word_size => y_out'length)
87         port map(clk, reset, y_words(i-1),(others => '0'),
88                 y_words(i));
89     end generate Y_SHIFT_REGS;
90 end generate Y_GEN_DFF_SHIFT;
91
92 X_GEN_MULT: for i in 0 to taps generate
93     MX: x_mult_words(i) <= x_words(i) * x_coeffs(i);
94 end generate X_GEN_MULT;
95
96 Y_GEN_MULT: for i in 0 to taps -1 generate
97     MY: y_mult_words(i) <= y_words(i) * y_coeffs(i);
98 end generate Y_GEN_MULT;
99
100 X_GEN_SUM: for i in 0 to taps generate
101     X_SUM_0: if i = 0 generate
102         S0: x_sum_words(0) <= x_mult_words(0);
103     end generate X_SUM_0;
104
105     X_SUM_ELSE: if i > 0 generate
106         SX: x_sum_words(i) <= x_sum_words(i-1) + x_mult_words
107             (i);
108     end generate X_SUM_ELSE;
109 end generate X_GEN_SUM;
110
111 Y_GEN_SUM: for i in 0 to taps-1 generate
112     Y_SUM_0: if i = 0 generate
113         S0: y_sum_words(0) <= y_mult_words(0);
114     end generate Y_SUM_0;
115
116     Y_SUM_ELSE: if i > 0 generate
117         SX: y_sum_words(i) <= y_sum_words(i-1) + y_mult_words
118             (i);
119     end generate Y_SUM_ELSE;
120 end generate Y_GEN_SUM;
121
122 X_Y_SUM: fpresizer
123     generic map(a_adsize =>(x_in'length -
124                         x_frac_length)+(x_coeff_length -
125                         x_coeff_frac_length),
126               a_bdsz=> (x_frac_length+

```

```

123         x_coeff_frac_length),
        b_adsize=> (y_out'length -
124         y_frac_length) + (y_coeff_length -
        y_coeff_frac_length),
        b_bdsizes=> y_frac_length +
        y_coeff_frac_length)
125     port map(x_sum_words(taps), x_y_sum_arr);
126     X_SUM_GEN:x_m0 <= x_mult_words(0);
127         x_m1 <= x_mult_words(1);
128         x_m2 <= x_mult_words(2);
129         x_m3 <= x_mult_words(3);
130         x_s0 <= x_sum_words(0);
131         x_s1 <= x_sum_words(1);
132         x_s2 <= x_sum_words(2);
133         x_sum <= x_sum_words(taps);
134     GEN_Y:sum_y <= y_sum_words(taps-1);
135         total_sum <= sum_y + x_y_sum_arr;
136         y_sum_out(y_sum_out'length-1) <= total_sum(
        total_sum'length-1);
137         y_sum_out(y_sum_out'length -2 downto 0) <=
        total_sum(y_out'length + y_coeff_frac_length-2
        downto y_coeff_frac_length);
138         y_out <= y_sum_out;
139
140 end lpf_arch;

```

Listing D.16: tbcostas.vhd

```

1  -- tbcostas.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  use std.textio.all;
6
7  entity tbcostas is
8  end tbcostas;
9
10 architecture tbcostas_arch of tbcostas is
11     component costasloop is
12     port(carrier: in std_logic_vector(11 downto 0);
13         clk, reset, f_desired: in std_logic;
14         adc_mux: in std_logic_vector(1 downto 0);
15         op, lock: out std_logic;
16         adc_out: out std_logic_vector(11 downto 0));
17     end component;
18

```

```

19  signal clk, reset: std_logic;
20  signal carrier: std_logic_vector(11 downto 0);
21  signal scarrier: signed(carrier'range);
22  signal op,lock, f_desired: std_logic;
23  signal adc_mux: std_logic_vector(1 downto 0);
24  signal adc_out: std_logic_vector(11 downto 0);
25
26  constant t: time := 3906200 ps; --time period of 64khz, to
      gen 64khz clock
27
28  --for all : nco_input_multiplier use entity work.
      nco_input_multiplier;
29
30  begin
31
32  R0:costasloop port map(carrier, clk, reset, f_desired,
      adc_mux, op, lock, adc_out);
33  tb:process
34      file fdesired_in: text open read_mode is "f_desired.txt";
35      file carrier_in: text open read_mode is "carrier_in.txt";
36      file adc_mux_in: text open read_mode is "adc_mux_in.txt";
37      file op_out: text open write_mode is "op_out.txt";
38      file lock_out: text open write_mode is "lock_out.txt";
39
40      variable l:line;
41      variable i:integer;
42      variable f_desired_bit: bit;
43
44      begin
45          readline(fdesired_in, l);
46          read(l, f_desired_bit);
47          f_desired <= to_stdulogic(f_desired_bit);
48          readline(adc_mux_in, l);
49          read(l, i);
50          adc_mux<= std_logic_vector(to_signed(i,adc_mux'length))
      ;
51          reset <= '0';
52          clk <= '0';
53          wait for t/2;
54          reset <= '1';
55          wait for t/2;
56          reset <= '0';
57          wait for t/2;
58          while not endfile(carrier_in) loop
59              readline(carrier_in, l);

```

```

60     read(l, i);
61     scARRIER <= to_signed(i, scARRIER'length);
62     wait for t/2;
63     clk <= '1';
64     wait for t/2;
65     clk <= '0';
66     write(l, to_bit(op));
67     writeline(op_out, l);
68     write(l, to_bit(lock));
69     writeline(lock_out, l);
70     end loop;
71     report "End_simulation" severity failure;
72 end process;
73
74 carrier <= std_logic_vector(scARRIER);
75 end tbcostas_arch;

```

Listing D.17: dffregister.vhd

```

1  -- dffregister.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity dffregister is
7    generic (word_size: integer);
8    port(clk, reset: in std_logic;
9         d:in signed(word_size-1 downto 0);
10         reset_word: in signed(word_size-1 downto 0);
11         q:out signed(word_size-1 downto 0));
12 end dffregister;
13
14 architecture dffregister_arch of dffregister is
15
16 begin
17
18     process(reset, clk)
19         variable arr:signed(word_size -1 downto 0) := reset_word;
20
21     begin
22         if (reset = '1') then
23             arr := reset_word;
24         elsif rising_edge(clk) then
25             arr := d;
26         end if;
27         q <= arr;

```

```
28     end process;
29
30 end dffregister_arch;
```

Listing D.18: tbdffregister.vhd

```
1  -- tbdffregister.vhd
2
3  -- tbdffregister.vhd
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7  use std.textio.all;
8
9  entity tbdffregister is
10 end tbdffregister;
11
12 architecture tbdffregister_arch of tbdffregister is
13     component loopfilter is
14         port(clk, reset: in std_logic;
15             mult_error_op:in signed(38 downto 0);
16             f_desired: in std_logic; --1 for 16, 0 for 8
17             f_word_output: out unsigned(5 downto 0));
18     end component;
19
20     signal clk, reset: std_logic;
21     signal mult_error_op: signed(38 downto 0);
22     signal f_desired: std_logic;
23     signal f_word_output: unsigned(5 downto 0);
24     constant t: time := 3906200 ps; --time period of 64khz, to
25         gen 64khz clock
26
27     --for all : nco_input_multiplier use entity work.
28         nco_input_multiplier;
29
30     begin
31         M0:f_desired <= '1';
32         R0:loopfilter port map(clk, reset, mult_error_op,f_desired,
33             f_word_output);
34
35         R1:process
36             file mult_error_op_in: text open read_mode is "
37                 mult_error_op_in.txt";
38             file f_word_out: text open write_mode is "f_word_out.txt"
39             ;
```

```

36     variable l:line;
37     variable i:integer;
38     begin
39
40         reset <= '1';
41         wait for t/2;
42         reset <= '0';
43         clk <= '0';
44         wait for t/2;
45         while not endfile(mult_error_op_in) loop
46             readline(mult_error_op_in, l);
47             read(l, i);
48             mult_error_op <= to_signed(i, mult_error_op'length);
49             clk <= '1';
50             wait for t/2;
51             write(l, to_integer(f_word_output));
52             writeline(f_word_out, l);
53             clk <= '0';
54             wait for t/2;
55         end loop;
56         report "End_simulation" severity failure;
57     end process;
58 end tbdffregister_arch;

```

Listing D.19: fpresizer.vhd

```

1  --fpresizer.vhd
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  entity fpresizer is
8      generic(a_adsize, a_bdsz, b_adsize, b_bdsz: integer);
9      port(a: in signed(a_adsize+a_bdsz -1 downto 0);
10         b: out signed(b_adsize + b_bdsz-1 downto 0));
11 end fpresizer;
12
13 architecture fpresizer_arch of fpresizer is
14     signal minus_a: signed(a'range);
15     signal a_std, minus_a_std: std_logic_vector(a'range);
16     signal abs_b: std_logic_vector(b'range);
17 begin
18     minus_a <= -a;
19     a_std <= std_logic_vector(a);
20     minus_a_std <= std_logic_vector(minus_a);

```

```

21   abs_b(b_bdsz + a_adsz - 2 downto b_bdsz-a_bdsz) <=
      a_std(a_std'length-2 downto 0) when a(a'length -1) = '0'
      else
22   minus_a_std(minus_a'length-2 downto 0) when a(a'length -1)
      = '1' else
23   (others => '0');
24
25   abs_b(abs_b'length-1 downto b_bdsz + a_adsz - 1) <= (
      others => '0');
26   abs_b(b_bdsz -a_bdsz-1 downto 0) <= (others => '0');
27
28   b <= signed(abs_b) when a(a'length -1) = '0' else
29       -signed(abs_b) when a(a'length -1) = '1' else
30       (others => 'U');
31 end fpresizer_arch;

```

Listing D.20: fptruncate.vhd

```

1  --fptruncate.vhd
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  entity fptruncate is
8      generic(a_adsz, a_bdsz, b_adsz, b_bdsz: integer);
9      --a_adsz > b_adsz, a_bdsz > b_bdsz. BD: rhs decimal
10     port(a: in signed(a_adsz+a_bdsz -1 downto 0);
11          b: out signed(b_adsz + b_bdsz-1 downto 0));
12 end fptruncate;
13
14 architecture fptruncate_arch of fptruncate is
15 begin
16     b(b'length-1) <= a(a'length-1);
17     b(b'length-2 downto 0) <= a(b_adsz+a_bdsz-2 downto
18         a_bdsz-b_bdsz);
19 end fptruncate_arch;

```

Listing D.21: costasloop.vhd

```

1  -- costasloop.vhd
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6

```

```
7 entity costasloop is
8   port(carrier: in std_logic_vector(11 downto 0);
9         clk, reset, f_desired: in std_logic;
10        adc_mux: in std_logic_vector(1 downto 0);
11        op, lock: out std_logic;
12        adc_out: out std_logic_vector(11 downto 0));
13 end costasloop;
14
15
16
17 architecture costasloop_arch of costasloop is
18   component nco is
19     port(clk, reset: in std_logic;
20          fword: in unsigned(14 downto 0);
21          op_sin: out signed(4 downto 0);
22          op_cos: out signed(4 downto 0));
23   end component;
24
25   component lpf is
26     port(clk, reset: in std_logic;
27          x_in: in signed(16 downto 0);
28          y_out: out signed(30 downto 0));
29   end component;
30
31   component loopfilter is
32     port(clk, reset: in std_logic;
33          x_in: in signed(61 downto 0);
34          f_desired: in std_logic;
35          f_word_output: out unsigned(14 downto 0));
36   end component;
37
38   component dffregister is
39     generic (word_size: integer);
40     port(clk, reset: in std_logic;
41          d: in signed(word_size-1 downto 0);
42          reset_word: in signed(word_size-1 downto 0);
43          q: out signed(word_size-1 downto 0));
44   end component;
45
46   component carlock is
47     port(clk, reset: in std_logic;
48          raw_op_sin, raw_op_cos: in signed(30 downto 0);
49          lock: out std_logic);
50   end component;
51
```



```

52 component fpresizer is
53     generic(a_adsize, a_bdsz, b_adsize, b_bdsz: integer);
54     port(a: in signed(a_adsize+a_bdsz -1 downto 0);
55           b: out signed(b_adsize + b_bdsz-1 downto 0));
56 end component;
57
58 signal nco_input: unsigned(14 downto 0);
59 signal nco_sin, nco_cos: signed(4 downto 0);
60 signal mult_sin, mult_cos: signed(16 downto 0);
61 signal raw_op_sin, raw_op_cos: signed(30 downto 0);
62 signal mult_error_op: signed(61 downto 0);
63 signal op_signed_input, op_signed: signed(0 downto 0);
64
65 --adc test stuff
66 signal adc_signed, nco_sin_extended, nco_cos_extended:
67     signed(adc_out'range);
68 signal adc_adder_in, adc_adder_out: signed(adc_out'length
69     downto 0);
70 constant adc_offset: signed(adc_out'length downto 0) := (
71     adc_signed'length-1 => '1', others => '0');
72 begin
73     --NCO phase multiplier
74     N: nco port map(clk, reset, nco_input, nco_sin, nco_cos);
75
76     --Multiplier
77     M0: mult_sin <= nco_sin * signed(carrier);
78     M1: mult_cos <= nco_cos * signed(carrier);
79
80     --FIR Filter
81     L0: lpf port map(clk, reset, mult_sin, raw_op_sin);
82     L1: lpf port map(clk, reset, mult_cos, raw_op_cos);
83
84     --Extract output (Comparator)
85     COMPARATOR: op <= op_signed(0); --Sign bit
86     --Error Multiplier
87     EM: mult_error_op <= raw_op_sin * raw_op_cos;
88     --Loop Filter
89     --NCO mapping to error
90     LF: loopfilter port map(clk, reset, mult_error_op,
91         f_desired, nco_input);
92
93     FILTER_OP_INPUT: op_signed_input(0) <= (raw_op_sin(
94         raw_op_sin'length -1));
95
96     FILTER_OP: dffregister

```

```
92 generic map(word_size => 1)
93 port map(clk, reset, op_signed_input, (others => '0'),
          op_signed);
94
95 --Lock Indicator
96 LOCK_INDICATOR: carlock port map(clk, reset, raw_op_sin,
          raw_op_cos, lock);
97
98 RESIZE_SIN: fpresizer
99 generic map(a_adsize => 1, a_bdsize => 4, b_adsize =>
          1, b_bdsize => 11)
100 port map(nco_sin, nco_sin_extended);
101
102 RESIZE_COS: fpresizer
103 generic map(a_adsize => 1, a_bdsize => 4, b_adsize =>
          1, b_bdsize => 11)
104 port map(nco_cos, nco_cos_extended);
105
106 ADC_MUX_GEN: with adc_mux select adc_signed <=
107 nco_sin_extended when "00",
108 nco_cos_extended when "01",
109 mult_error_op(61 downto 50) when "10",
110 raw_op_sin(30 downto 19) when "11",
111 (others => 'U') when others;
112
113 ADC_OFFSET_GEN: adc_adder_in <= (adc_signed(adc_signed'
          length-1) & adc_signed);
114 adc_adder_out <= adc_adder_in + adc_offset;
115 adc_out <=std_logic_vector(adc_adder_out(adc_signed'
          length -1 downto 0));
116
117
118 end costasloop_arch;
```